Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Satou; Tomio
Address:
Nagoya, JP
No. of patents:
2
Patents:












Patent Number Title Of Patent Date Issued
5580432 Jig for electroplating lead pins of an integrated circuit package December 3, 1996
Disclosed is a method of producing an integrated circuit package, wherein portions of the package are electroplated by getting a direct electrical connection with each of lead pins joined to a package substrate. The electrical connection is obtained by force-fitting each of the lead pins
5459102 Method of electroplating lead pins of integrated circuit package October 17, 1995
Disclosed is a method of producing an integrated circuit package, wherein portions of The package are electroplated by getting a direct electrical connection with each of lead pins joined to a package substrate. The electrical connection is obtained by force-fitting each of the lead pins










 
 
  Recently Added Patents
Photoelectric conversion module
Chip on chip semiconductor device including an underfill layer having a resin containing an amine-based curing agent
Multi-channel memory system including error correction decoder architecture with efficient area utilization
Architecture for accelerated computer processing
TRPM8 antagonists and their use in treatments
Graphical planner
Inhibition of HRP-3 using modified oligonucleotides
  Randomly Featured Patents
Articulated dozer with suspension and suspension lockout
Information reproducing method and an information reproducing drive utilizing PRML to output binary values
Water generator oscillating due to rapid flow of fluid
Component elements of an apparatus for the manufacture of a tire reinforcement
Methods of representing and analysing images
Rapid cycling medical synchrotron and beam delivery system
Image formation apparatus and method for forming image
Furniture structure and joint for use therewith
Deep diode atomic battery
Phototreating method and apparatus therefor