Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Satou; Tomio
Address:
Nagoya, JP
No. of patents:
2
Patents:












Patent Number Title Of Patent Date Issued
5580432 Jig for electroplating lead pins of an integrated circuit package December 3, 1996
Disclosed is a method of producing an integrated circuit package, wherein portions of the package are electroplated by getting a direct electrical connection with each of lead pins joined to a package substrate. The electrical connection is obtained by force-fitting each of the lead pins
5459102 Method of electroplating lead pins of integrated circuit package October 17, 1995
Disclosed is a method of producing an integrated circuit package, wherein portions of The package are electroplated by getting a direct electrical connection with each of lead pins joined to a package substrate. The electrical connection is obtained by force-fitting each of the lead pins










 
 
  Recently Added Patents
Attribute information providing system
Computer system and volume migration control method using the same
Liquid-filled protein-phosphatidic acid capsule dispersions
Resource compatability for data centers
Microfluidic cartridge and method of using same
Glycosyltransferase promoter
User interface for integrating applications on a mobile communication device
  Randomly Featured Patents
6-(1-acyl-1-hydroxymethyl)penicillanic acid derivatives
Collaborative multicast routing (CMR) for multicasting in unidirectional, hybrid, multi-tiered mobile wireless network
High-temperature and high-pressure treatment device
Method and apparatus for monitoring control channel in multiple carrier system
Lumen-traveling device
Laminated zone of focus artificial hydrogel lens
Cylinder liner manufacturing process
Method of fabricating silica glass by sol-gel process
Epitaxial process for silicon on insulator structure
Output stabilization for a laser matrix