Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Satou; Tomio
Address:
Nagoya, JP
No. of patents:
2
Patents:












Patent Number Title Of Patent Date Issued
5580432 Jig for electroplating lead pins of an integrated circuit package December 3, 1996
Disclosed is a method of producing an integrated circuit package, wherein portions of the package are electroplated by getting a direct electrical connection with each of lead pins joined to a package substrate. The electrical connection is obtained by force-fitting each of the lead pins
5459102 Method of electroplating lead pins of integrated circuit package October 17, 1995
Disclosed is a method of producing an integrated circuit package, wherein portions of The package are electroplated by getting a direct electrical connection with each of lead pins joined to a package substrate. The electrical connection is obtained by force-fitting each of the lead pins










 
 
  Recently Added Patents
Reconstruction of deforming surfaces by canceling ambient occlusion and refining 3-D shape
System and method for broadcasting rich media to devices over multiple carriers
Method and composition for attracting arthropods by volatizing an acid
Ultrathin fluid-absorbent cores
Therapeutic human anti-IL-1R1 monoclonal antibody
Mobile device mode control based on dual mapping of availability (presence) information
Method for inhibiting thermal run-away
  Randomly Featured Patents
Electrical connector with steady shell
Method of determining uncertainty associated with acoustic distortion-based noise reduction
Power supply unit for electronic devices
Elastic ligating ring clip
Epoxy-amine coatings with tricarboxylic acid thixotropic additive
NC machine tool
One-piece implantation lens
Apparatus for affecting a web drained on a wire
Automobile steering lock
Fragment processor having dual mode register file