Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Satou; Tomio
Address:
Nagoya, JP
No. of patents:
2
Patents:












Patent Number Title Of Patent Date Issued
5580432 Jig for electroplating lead pins of an integrated circuit package December 3, 1996
Disclosed is a method of producing an integrated circuit package, wherein portions of the package are electroplated by getting a direct electrical connection with each of lead pins joined to a package substrate. The electrical connection is obtained by force-fitting each of the lead pins
5459102 Method of electroplating lead pins of integrated circuit package October 17, 1995
Disclosed is a method of producing an integrated circuit package, wherein portions of The package are electroplated by getting a direct electrical connection with each of lead pins joined to a package substrate. The electrical connection is obtained by force-fitting each of the lead pins










 
 
  Recently Added Patents
Use of Lactobacillus for liver protection
High gradient lens for charged particle beam
Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
Wrench
Techniques to manage communications resources for a multimedia conference event
Combination immunotherapy for the treatment of cancer
Determination of statistical upper bound for estimate of noise power spectral density
  Randomly Featured Patents
Silver halide photosensitive material
Solid-state image sensor and camera
Output buffer for high and low voltage bus
Anchor structure
Device and associated method for measuring crosstalk
Infiltration method for producing shells useful for investment casting
Substrate having pins
Brush tip
FM demodulator using multiplier to which delayed and undelayed input signals are applied
Device for transmitting driving force