Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Oh; Yong-chul
Address:
Gyeonggi-do, KR
No. of patents:
6
Patents:












Patent Number Title Of Patent Date Issued
8053832 Capacitor-less DRAM device November 8, 2011
Provided is a capacitor-less DRAM device including: an insulating layer formed on a semiconductor substrate; a silicon layer formed on the insulating layer, wherein a trench is formed inside the silicon layer; and an offset spacer formed on both sidewalls of the trench and protruded
7977725 Integrated circuit semiconductor device including stacked level transistors July 12, 2011
An integrated circuit semiconductor device includes a first transistor formed at a lower substrate and configured with at least one of a vertical transistor and a planar transistor. A bonding insulation layer is formed on the first transistor, and an upper substrate is bonded on the
7842572 Methods of manufacturing semiconductor devices with local recess channel transistors November 30, 2010
A method of manufacturing a local recess channel transistor in a semiconductor device. A hard mask layer is formed on a semiconductor substrate that exposes a portion of the substrate. The exposed portion of the substrate is etched using the hard mask layer as an etch mask to form a
7833864 Method of doping polysilicon layer that utilizes gate insulation layer to prevent diffusion of i November 16, 2010
Embodiments prevent or substantially reduce diffusion of a P-type impurity into a channel region in a PMOS transistor having a dual gate. Some embodiments include forming a device isolation film on a semiconductor substrate, forming a channel impurity region in an active region of the
7586150 Semiconductor devices with local recess channel transistors and methods of manufacturing the sam September 8, 2009
A method of manufacturing a local recess channel transistor in a semiconductor device. A hard mask layer is formed on a semiconductor substrate that exposes a portion of the substrate. The exposed portion of the substrate is etched using the hard mask layer as an etch mask to form a
7223649 Method of fabricating transistor of DRAM semiconductor device May 29, 2007
Embodiments prevent or substantially reduce diffusion of a P-type impurity into a channel region in a PMOS transistor having a dual gate. Some embodiments include forming a device isolation film on a semiconductor substrate, forming a channel impurity region in an active region of the










 
 
  Recently Added Patents
Method and apparatus for a battery docking connector having reserve power for hot battery swap
Differential ring oscillator and method for calibrating the differential ring oscillator
Simulation tool for air traffic communications security
Signal apparatus for facilitating safe backup of vehicles
Micromachined devices and fabricating the same
Connector interface for a cable
Interconnect, bus system with interconnect and bus system operating method
  Randomly Featured Patents
Method and device for high speed quantitative measurement of biomolecular targets on or in biological analysis medium
Catalyst and hydrotreating process
Polymeric conductor donor and transfer method
Photoflash lamp with electrostatic protection and method of making photoflash units
System and method for selectively displaying market information related to a plurality of tradeable objects
Non-destructive simulation of a failure in a virtualization environment
Pickup truck-mounted hydraulic tool carrier
Technique for platform-independent service modeling
Method for identifying mutagenic agents which induce large, multilocus deletions in DNA
Method of making a semiconductor chip assembly with a conductive trace subtractively formed before and after chip attachment