Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Oh; Yong-chul
Address:
Gyeonggi-do, KR
No. of patents:
6
Patents:












Patent Number Title Of Patent Date Issued
8053832 Capacitor-less DRAM device November 8, 2011
Provided is a capacitor-less DRAM device including: an insulating layer formed on a semiconductor substrate; a silicon layer formed on the insulating layer, wherein a trench is formed inside the silicon layer; and an offset spacer formed on both sidewalls of the trench and protruded
7977725 Integrated circuit semiconductor device including stacked level transistors July 12, 2011
An integrated circuit semiconductor device includes a first transistor formed at a lower substrate and configured with at least one of a vertical transistor and a planar transistor. A bonding insulation layer is formed on the first transistor, and an upper substrate is bonded on the
7842572 Methods of manufacturing semiconductor devices with local recess channel transistors November 30, 2010
A method of manufacturing a local recess channel transistor in a semiconductor device. A hard mask layer is formed on a semiconductor substrate that exposes a portion of the substrate. The exposed portion of the substrate is etched using the hard mask layer as an etch mask to form a
7833864 Method of doping polysilicon layer that utilizes gate insulation layer to prevent diffusion of i November 16, 2010
Embodiments prevent or substantially reduce diffusion of a P-type impurity into a channel region in a PMOS transistor having a dual gate. Some embodiments include forming a device isolation film on a semiconductor substrate, forming a channel impurity region in an active region of the
7586150 Semiconductor devices with local recess channel transistors and methods of manufacturing the sam September 8, 2009
A method of manufacturing a local recess channel transistor in a semiconductor device. A hard mask layer is formed on a semiconductor substrate that exposes a portion of the substrate. The exposed portion of the substrate is etched using the hard mask layer as an etch mask to form a
7223649 Method of fabricating transistor of DRAM semiconductor device May 29, 2007
Embodiments prevent or substantially reduce diffusion of a P-type impurity into a channel region in a PMOS transistor having a dual gate. Some embodiments include forming a device isolation film on a semiconductor substrate, forming a channel impurity region in an active region of the










 
 
  Recently Added Patents
Termite tubing preventative for non-wood materials
Switchable solvents and methods of use thereof
Lubricant coating device and image forming apparatus
Image forming apparatus and method
Clostridium chauvoei polypeptide, DNA encoding the polypeptide and a vaccine comprising the polypeptide
Method and apparatus for establishing a media clip
Philanthropy management apparatus, system, and methods of use and doing business
  Randomly Featured Patents
Magneto-optic bias of ring laser using reflective magneto-optic element at near-grazing incidence
Method and system for selectively monitoring vehicle systems and for controlling vehicle system parameters
Image compression to enhance optical correlation
Magnetic recording medium comprising a polyoxyalkylene oxide binder, a phosphoric ester dispersant and a cicular magnetic powder
Pusher bearing and pusher block for magazine feeder
Aluminum oxide-titanium nitride sintered body, manufacturing method thereof, and magnetic head substrate, ultrasonic motor and dynamic pressure bearing using the same
Process for optimizing the frequency spectrum of pulses emitted by an emission device comprising several seismic implosion forces
Vertical height impact testing apparatus
Oscillating washbox for cylinder head utilizing echelon formation nozzle alignment and an improved nozzle plate design
Package for cosmetics and perfumes