Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Nakamura; Kouzo
Address:
Kanagawa, JP
No. of patents:
2
Patents:












Patent Number Title Of Patent Date Issued
7875117 Nitrogen doped silicon wafer and manufacturing method thereof January 25, 2011
An epitaxial wafer and a high-temperature heat treatment wafer having an excellent gettering capability are obtained by performing epitaxial growth or a high-temperature heat treatment. A relational equation relating the density to the radius of an oxygen precipitate introduced in a
7759227 Silicon semiconductor substrate heat-treatment method and silicon semiconductor substrate treate July 20, 2010
A method is provided capable of universally controlling the proximity gettering structure, the need for which can vary from manufacturer to manufacturer, by arbitrarily controlling an M-shaped distribution in a depth direction of a wafer BMD density after RTA in a nitrogen-containing










 
 
  Recently Added Patents
Pressure-loss adjusting-member installation tool
Display fixture with cylindrical container
Plant cell culture for production of natural products with reduced glucosinolate contamination
Dynamic microphone unit and dynamic microphone
Video processing apparatus and video processing method
Electronic code display device
Low voltage sensing scheme having reduced active power down standby current
  Randomly Featured Patents
Radially expandable vessel support
Microelectronic component assemblies with recessed wire bonds and methods of making same
Method of neutralizing polysiloxanes containing acidic residuals
Core member for winding
Methods and apparatus for defining a flow control signal related to a transmit queue
Chip resistant primer composition
Downhole material retention apparatus
Siphon prevention in a compressor lubrication system
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, DESIGN METHOD FOR SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, DESIGN AIDING DEVICE FOR SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, PROGRAM, AND PROGRAM RECOR
Interconnecting substrates for microelectronic dies, methods for forming vias in such substrates, and methods for packaging microelectronic devices