Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Marshall; John D
Address:
Boise, ID
No. of patents:
7
Patents:












Patent Number Title Of Patent Date Issued
8566660 Built-in-self-test using embedded memory and processor in an application specific integrated cir October 22, 2013
A test method for an ASIC uses an embedded processor in the ASIC to execute test routines from an embedded memory or an external memory. During ASIC production, the test routines can comprehensively test of the blocks of the ASIC without a complicated test pattern from test equipment
8046652 Built-in self-test using embedded memory and processor in an application specific integrated cir October 25, 2011
A test method for an ASIC uses an embedded processor in the ASIC to execute test routines from an embedded memory or an external memory. During ASIC production, the test routines can comprehensively test of the blocks of the ASIC without a complicated test pattern from test equipment
8045212 Laser print apparatus that generates pulse with value and justification value based on pixels in October 25, 2011
A laser print apparatus includes a memory for storing a multi-bit image including a plurality of pixels. Each pixel is represented by an N-bit value, wherein N is greater than one. A modulation code generator analyzes three adjacent pixels. The three adjacent pixels include a left pi
7890828 Built-in self-test using embedded memory and processor in an application specific integrated cir February 15, 2011
A test method for an ASIC uses an embedded processor in the ASIC to execute test routines from an embedded memory or an external memory. During ASIC production, the test routines can comprehensively test of the blocks of the ASIC without a complicated test pattern from test equipment
7609409 Laser print apparatus that generates pulse width value and justification value based on pixels i October 27, 2009
A laser print apparatus includes a memory for storing a multi-bit image including a plurality of pixels. Each pixel is represented by an N-bit value, wherein N is greater than one. A modulation code generator analyzes three adjacent pixels. The three adjacent pixels include a left pi
7418642 Built-in-self-test using embedded memory and processor in an application specific integrated cir August 26, 2008
A test method for an ASIC uses an embedded processor in the ASIC to execute test routines from an embedded memory or an external memory. During ASIC production, the test routines can comprehensively test of the blocks of the ASIC without a complicated test pattern from test equipment
7280246 Laser print apparatus that generates pulse width value and justification value based on pixels i October 9, 2007
A laser print apparatus includes a memory for storing a multi-bit image including a plurality of pixels. Each pixel is represented by an N-bit value, wherein N is greater than one. A modulation code generator analyzes three adjacent pixels. The three adjacent pixels include a left pi










 
 
  Recently Added Patents
Methods and apparatus for dynamic identification (ID) assignment in wireless networks
Additives for oil recovery from reservoirs
Electronic circuit having shared leakage current reduction circuits
Compact bus bar assembly, switching device and power distribution system
Integrated advance copper fuse combined with ESD/over-voltage/reverse polarity protection
Systems and methods for flow mirroring with network-scoped connection-oriented sink
Tractor
  Randomly Featured Patents
Production of alkyl esters of saturated aliphatic carboxylic acids
Dendritic macromolecules for metal-ligand catalyzed processes
Safety helmet or headpiece with improved safety features
Semiconductor memory device and method of manufacturing the same
Cat toy
Chemical approach for controlling nadimide cure temperature and rate
Natural input recognition system and method using a contextual mapping engine and adaptive user bias
Electrorheological fluids of polar solids and organic semiconductors
Semiconductor wafer processing system with vertically-stacked process chambers and single-axis dual-wafer transfer system
Reduced-energy-consumption actuator