Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Magane; Mitsuo
Address:
Tokyo, JP
No. of patents:
3
Patents:












Patent Number Title Of Patent Date Issued
7969183 Semiconductor device June 28, 2011
The present invention is directed to adjust a resistance value of an output buffer on the basis of a resistance value of an external resistor. A potential according to a resistance ratio between an external resistor and each of resistance adjusters is detected by a code generator. In the
7863927 Semiconductor device January 4, 2011
The present invention is directed to adjust a resistance value of an output buffer on the basis of a resistance value of an external resistor. A potential according to a resistance ratio between an external resistor and each of resistance adjusters is detected by a code generator. In the
6094069 Semiconductor integrated circuit having controlled output resistance of an output buffer circuit July 25, 2000
An object is to provide a semiconductor integrated circuit capable of controlling the output resistance value of an output buffer circuit always at a given value without deteriorating the data transmission quality. D latches (60-63, 65-68) in latch circuit portions (16, 17) in an output










 
 
  Recently Added Patents
Electronic system and method for compensating the dimensional accuracy of a 4-axis CNC machining system using global and local offsets
Method of isolating human neuroepithelial precursor cells from human fetal tissue
Lubricant composition
Organic compounds
Electronic device
Systems, devices, methods, and compositions including fluidized x-ray shielding compositions
Pixel circuit
  Randomly Featured Patents
Microprocessor-controlled inductive ignition system
Shaft support system
Process for forming coal compacts and product thereof
Display apparatus having a display region and a non-display region
Binding assay device
Beverage vending machine installation
System and method for installation of a wireless connection
Method and apparatus for transmitting and receiving a decoding key encoded with specific information to decode encrypted information of a record medium
Method for interfacing a synchronous memory to an asynchronous memory interface and logic of same
Method, system, apparatus and program product for distribution and instantiation of software upgrades