Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Lim; Hyun-su
Address:
Suwon-si, KR
No. of patents:
2
Patents:












Patent Number Title Of Patent Date Issued
7800118 Array substrate with reduced pixel defect, method of manufacturing the same and liquid crystal d September 21, 2010
An array substrate includes a transparent substrate, a switching element, an insulating layer and a pixel electrode. The switching element includes a gate electrode formed on the transparent substrate and connected to a gate line, a channel layer formed on the gate electrode and extended
7319240 Array substrate with reduced pixel defect, method of manufacturing the same and liquid crystal d January 15, 2008
An array substrate includes a transparent substrate, a switching element, an insulating layer and a pixel electrode. The switching element includes a gate electrode formed on the transparent substrate and connected to a gate line, a channel layer formed on the gate electrode and extended










 
 
  Recently Added Patents
Biometric data display system and method
Semiconductor devices having multi-width isolation layer structures
Vanilloid receptor ligands and use thereof for the production of pharmaceutical preparations
Efficiently emulating computer architecture condition code settings without executing branch instructions
Portable stand for computer
Variable month cross-platform photo calendar builder
System and method of automatic piloting for in-flight refuelling of aircraft, and aircraft comprising said system
  Randomly Featured Patents
Multi-segmented dielectric resonator antenna
System and method for continuous casting of a molten material
Semiconductor device
Infant radiant warmer
Greeting card display systems
Organic light emitting diode display
AC switch with zero off current for EL panel
Apparatus for gripping high density disk packs for precision balancing
Alkylene oxide adducts and polyurethane foams prepared therefrom
RFID chip with write-once functionality for an operation-stop instruction