Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Letson; Thomas A.
Address:
Beaverton, OR
No. of patents:
8
Patents:












Patent Number Title Of Patent Date Issued
8067818 Nonplanar device with thinned lower body portion and method of fabrication November 29, 2011
A nonplanar semiconductor device having a semiconductor body formed on an insulating layer of a substrate. The semiconductor body has a top surface opposite a bottom surface formed on the insulating layer and a pair of laterally opposite sidewalls wherein the distance between the lateral
7821044 Transistor with improved tip profile and method of manufacture thereof October 26, 2010
Embodiments are an improved transistor structure and the method of fabricating the structure. In particular, a wet etch of an embodiment forms source and drain regions with an improved tip shape to improve the performance of the transistor by improving control of short channel effect
7550333 Nonplanar device with thinned lower body portion and method of fabrication June 23, 2009
A nonplanar semiconductor device having a semiconductor body formed on an insulating layer of a substrate. The semiconductor body has a top surface opposite a bottom surface formed on the insulating layer and a pair of laterally opposite sidewalls wherein the distance between the lateral
7494858 Transistor with improved tip profile and method of manufacture thereof February 24, 2009
Embodiments are an improved transistor structure and the method of fabricating the structure. In particular, a wet etch of an embodiment forms source and drain regions with an improved tip shape to improve the performance of the transistor by improving control of short channel effect
7208399 Transistor with notched gate April 24, 2007
A transistor having a gate electrode with a T-shaped cross section is fabricated from a single layer of conductive material using an etching process. A two process etch is performed to form side walls having a notched profile. The notches allow source and drain regions to be implante
5874358 Via hole profile and method of fabrication February 23, 1999
A novel high performance and reliable interconnection structure for preventing via delamination. The interconnection structure of the present invention comprises a via connection which extends into and undercuts an underlying interconnection line to lock the via connection into the i
5619071 Anchored via connection April 8, 1997
A novel high performance and reliable interconnection structure for preventing via delamination. The interconnection structure of the present invention comprises a via connection which extends into and undercuts an underlying interconnection line to lock the via connection into the i
5470790 Via hole profile and method of fabrication November 28, 1995
A novel high performance and reliable interconnection structure for preventing via delamination. The interconnection structure of the present invention comprises a via connection which extends into and undercuts an underlying interconnection line to lock the via connection into the i










 
 
  Recently Added Patents
Switched capacitor hold-up scheme for constant boost output voltage
Rose plant named `ESM R044`
LED illumination control using a simple digital command structure
Case for electronic device
Architectural panel with Tarwe and grass
Method and system for using personal devices for authentication and service access at service outlets
Dimmable LED light fixture having adjustable color temperature
  Randomly Featured Patents
Elongated parallel, constant wattage heating cable
Process for the formation of high energy neutral atom beams by multiple neutralization and apparatus for performing the same
Sanitary cleaning apparatus
Foot massage apparatus
Decorative painted woven mat
Apparatus and method for inspection
Memory operated well tools
Humane horse headgear
Method for dynamic management of a prepaid terminal subscription
Method of manufacturing silicon integrated circuits utilizing selectively doped oxides