Resources Contact Us Home
Lane; Richard H.
San Jose, CA
No. of patents:

Patent Number Title Of Patent Date Issued
4746623 Method of making bipolar semiconductor device with wall spacer May 24, 1988
A method for fabricating a semiconductor device in which the base resistance is minimized to increase the speed of operation of the device. This is accomplished because the device made by the method makes it possible to form the base and emitter contacts next to each other laterally
4736271 Protection device utilizing one or more subsurface diodes and associated method of manufacture April 5, 1988
A protection device (14) for an integrated circuit (12) created on a semiconductor body (24 and 26) utilizes one or more semiconductor diodes (D.sub.L and/or D.sub.H) that have subsurface PN junctions (46 and/or 56) for preventing high-magnitude voltages, such as those generated by e
4381956 Self-aligned buried channel fabrication process May 3, 1983
A technique is described for the preparation of buried channels of arbitrary conductivity type in a semiconductor device or integrated circuit containing oxide moats in an epitaxial surface layer. By following a specific sequence of process steps, two mask layers are obtained from a

  Recently Added Patents
Device and method for controlling dissemination of contents between peers having wireless communication capacities, depending on vote vectors
Photosensing device for digital stereo spliced picture projection imaging and operation method thereof
Stacked memory device for a configurable bandwidth memory interface
Method for forming an electric signal representing a sound and a device therefor
Medical injector
Outgoing voice mail recording and playback
Photographing lens assembly
  Randomly Featured Patents
Image processing device which transfers scanned sheets to a printing region
Integrated circuit micro-fabrication using dry lithographic processes
Sampling rheometer and method
Infusion management
Secondary air fan for an internal combustion engine
Apparatus and method for monitoring memory accesses and detecting memory errors
Garment hanger
Contoured foam seat
Mutant gene of the GRAS family and plants with reduced development containing said mutant gene
Method of querying a four-transistor memory array as a content addressable memory by rows or columns