Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Lamb; Joel D
Address:
Ft Collins, CO
No. of patents:
5
Patents:












Patent Number Title Of Patent Date Issued
7343479 Method and apparatus for implementing two architectures in a chip March 11, 2008
The present invention is a method for implementing two architectures on a single chip. The method uses a fetch engine to retrieve instructions. If the instructions are macroinstructions, then it decodes the macroinstructions into microinstructions, and then bundles those microinstruc
6618801 Method and apparatus for implementing two architectures in a chip using bundles that contain mic September 9, 2003
The present invention is a method for implementing two architectures on a single chip. The method uses a fetch engine to retrieve instructions. If the instructions are macroinstructions, then it decodes the macroinstructions into microinstructions, and then bundles those microinstruc
6542862 Determining register dependency in multiple architecture systems April 1, 2003
An apparatus and method for determining register dependency in multiple architecture system. The system includes a microprocessor emulating an emulated instruction set using a native instruction set where the microprocessor contains at least one register. An execution engine provides
5306962 Qualified non-overlapping clock generator to provide control lines with non-overlapping clock ti April 26, 1994
A clocking methodology for VLSI chips which uses global overlapping clocks, locally or remotely generated non-overlapping clocks, combined with pipeline control signals to generate signals which control the transfer gates of registers in a pipeline. The signals which control the transfer
5124572 VLSI clocking system using both overlapping and non-overlapping clocks June 23, 1992
A clocking methodology for VLSI chips which uses global overlapping clocks plus locally or remotely generated non-overlapping clocks. Two overlapping clocks and two non-overlapping clocks are thus available in each block of a chip for use as timing edges. The global overlapping clocks ar










 
 
  Recently Added Patents
String changing tool with a quick connector assembly and worm gear string cutter
Method of publicly displaying a person's relationship status
Millimeter wave imaging method and system to detect concealed objects
Prodrugs of [4 [4-(5-Aminomethyl-2-fluoro-phenyl)-piperidin-1-yl]-(1H-pyrrolo-pyridin-yl- )-methanones and synthesis thereof
Container
Medical device arm
Veronica plant named `Amethyst Plume`
  Randomly Featured Patents
Circuit arrangement for controlling a wiper motor
Base station device, control method of base station device and control program of base station device
Internal combustion engine with a sound insulating casing
Container
Cover grating for manure removal canals in stables
3,4-Dihydro-3-oxopyrido[2,3-b]-pyrazines, compositions and use thereof
Aircraft systems and methods for providing exhaust warnings
Mechanical retractable railway dock shelter
Tier selection control for a television set
Voice and data communication terminal