Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Kumagai; Yoshiaki
Address:
Nishinasunomachi, JP
No. of patents:
1
Patents:












Patent Number Title Of Patent Date Issued
4968951 Phase locked loop having circuit for recovering from oscillation stoppage November 6, 1990
A phase locked loop for extracting an output signal synchronized with an input signal. The present invention is structured so that a phase locked loop can prevent loss of control due to high frequency noise generated by a level conversion circuit in the feedback loop after oscillation of










 
 
  Recently Added Patents
Quinoline compounds and their use for treating viral infection
Authentication for social networking messages
Continuous geospatial tracking system and method
Vehicle detection apparatus and method using magnetic sensor
Method of manufacturing III-nitride crystal
Method and apparatus for optimizing transmission diversity
Nucleic acids for cloning and expressing multiprotein complexes
  Randomly Featured Patents
System uses time pulse that simultaneously transmits with time of day message to synchronize network user stations
Phase-lock loop circuit with improved output signal jitter performance
Variable valve operating system of engine enabling variation of working angle and phase
Water pump
Enhanced instruction decoding
Method for simulating numerically controlled milling using adaptively sampled distance fields
UV curing assembly having sheet transfer unit with heat sink vacuum plate
Computer mouse
Method for gesture detection on a touchpad
Methods to pattern diffusion layers in solar cells and solar cells made by such methods