Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Kroener; Klaus Michael
Address:
Boeblingen, DE
No. of patents:
5
Patents:












Patent Number Title Of Patent Date Issued
7840622 Method and floating point unit to convert a hexadecimal floating point number to a binary floati November 23, 2010
Method to convert a hexadecimal floating point number (H) into a binary floating point number by using a Floating Point Unit (FPU) with fused multiply add with an A-register a B-register for two multiplicand operands and a C-register for an addend operand, wherein a leading zero coun
7716266 Common shift-amount calculation for binary and hex floating point May 11, 2010
A method and system for performing a binary mode and hexadecimal mode Multiply-Add floating point operation in a floating point arithmetic unit according to a formula A*C+B, wherein A, B and C operands each have a fraction and an exponent part expA, expB and expC and the exponent of the
7461117 Floating point unit with fused multiply add and method for calculating a result with a floating December 2, 2008
The invention proposes a Floating Point Unit (1) with fused multiply add, with one addend operand (eb, fb) and two multiplicand operands (ea, fa; ec, fc), with a shift amount logic (2) which based on the exponents of the operands (ea, eb and ec) computes an alignment shift amount, with a
7392273 High-sticky calculation in pipelined fused multiply/add circuitry June 24, 2008
Arithmetic processing circuits in a circuit in a floating point processor having a fused multiply/ADD circuitry. In order to avoid waiting cycles in the normalizer of the floating point arithmetic, control logic calculates in an extremely early state of the overall Multiply/Add proce
7373369 Advanced execution of extended floating-point add operations in a narrow dataflow May 13, 2008
A method and system for performing floating point additive arithmetic operations of long operands in a narrow dataflow. The operands include first and second floating point numbers having first and second mantissas, respectively, the second operand greater than the first operand. The










 
 
  Recently Added Patents
Register files for a digital signal processor operating in an interleaved multi-threaded environment
Method and apparatus for transmitting and receiving a signal in a communication system
Biomedical electro-stimulator
Haworthia plant named `CAPETOWN`
Device and method for generating soft tissue contrast images
Wafer level packaging
Representing polarized light in computer models
  Randomly Featured Patents
Selective resonance of chemical structures
Gamma correction circuit and method thereof
Cooking utensil
Turbocharger turbine housing particulate debris trap
Chandelier
Trilayer lithographic process
Buffered peripheral subsystems
Substituted pyrazole derivatives, production process thereof, and herbicide compositions containing the derivatives
Case for electrical multiple outlet
Alkaline battery charger and method of operating same