Resources Contact Us Home
Koinuma; Hideomi
Suginami-ku, JP
No. of patents:

Patent Number Title Of Patent Date Issued
7911927 Layered Bi compound nanoplate array of such nanoplates, their making methods and devices using t March 22, 2011
A Bi.sub.4Ti.sub.3O.sub.12 nanoplate, an array of such Bi.sub.4Ti.sub.3O.sub.12 nanoplate and their making methods as well as their applications are provided. Using a vapor phase growth method, a flux layer of VO.sub.x is deposited on a SrTiO.sub.3 (001) faced substrate and then Bi.s
7727686 Method of making LC polymer film June 1, 2010
To provide a method of making a film of organic material excellent in moisture barrier property and/or oxygen barrier property and also to provide an electronic device excellent in long term stability, in which the film obtained by such film making method is utilized to form a protec
6593164 Silicon photoelectric conversion device, method of manufacturing the same and method of processi July 15, 2003
A cyano process of introducing cyano ions (CN.sup.-) into an amorphous silicon layer is performed after the amorphous silicon layer has been formed over a substrate or after the layer has been exposed to light. For example, the substrate is immersed in an aqueous solution containing

  Recently Added Patents
Geographically self-labeling access points
Device having built-in digital data device and light for insertion into a lamp holder
Liquid formulations of carboxamide arthropodicides
Intelligent sensor network
Mobility management in a communications system
System and method of improving audio signals for the hearing impaired
Methods and devices for detecting and measuring environmental conditions in high performance device packages
  Randomly Featured Patents
Unmanned aerial vehicle control using a gamepad
Merchandise display stand
T-headed stirrup for reinforced concrete structures
Method and apparatus for the monitoring of electric lines
Storage device employing a flash memory
Remote controller of biped robot
Anergy associated genes
Method and apparatus for baking out a gate valve in a semiconductor processing system
Method for generating double-speed IDR-unit for trick play, and trick play system and method using the same
Current estimation for an electric machine