Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Kobayashi; Marc J.
Address:
Oro Valley, AZ
No. of patents:
3
Patents:












Patent Number Title Of Patent Date Issued
7612544 Linearized controller for switching power converter November 3, 2009
A linearized controller to operate a switching power converter which includes an inductor having its first terminal coupled to a first voltage (V1) and its second terminal switched so that it alternately connects to a second, higher voltage (V2) or to a common terminal. A sawtooth voltag
7098633 Boost converter with series switch August 29, 2006
A switching voltage converter, suitably a boost converter, employs an n-type transistor, preferably an NMOS FET, as a series switch, with its drain coupled to the cathode of the converter's diode and its source coupled to the converter's output node. A charge pump driven by the conve
6617832 Low ripple scalable DC-to-DC converter circuit September 9, 2003
A circuit for boosting an input voltage (V.sub.IN) to provide a low ripple output voltage (V.sub.OUT) regulates flow of current between a source of the input voltage (V.sub.IN) and a circuit node (17) in response to a feedback signal (16) representative of the output voltage (V.sub.OUT).










 
 
  Recently Added Patents
Resin composition and molded article
System and methods for random parameter filtering
Control device
Semiconductor device, integrated circuit and method of manufacturing an integrated circuit
Blueberry plant named `DrisBlueFour`
Ice data collection system
VEGF-specific capture agents, compositions, and methods of using and making
  Randomly Featured Patents
Method for carrying out extractions in subterranean well
Sample-and-hold circuit device
Flow measuring device
Methods and systems for interactive check authorizations
Electric induction motor and related method of cooling
Carrier for beverage cups
Information display device for camera
Embossing foils which can be written upon
Methods and apparatus for reducing blockiness in decoded video
Semiconductor memory with an improved dummy cell arrangement and with a built-in error correction code circuit