Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Katsuta; Seigo
Address:
Tokyo, JP
No. of patents:
2
Patents:












Patent Number Title Of Patent Date Issued
5494418 Pump casing made of sheet metal February 27, 1996
A pump casing made of sheet metal has an outer casing having a suction nozzle, and an inner casing housed in said outer casing and spaced therefrom. A resilient seal is disposed in a gap defined between the outer casing and an inner casing. An impeller is rotatably disposed in the inner
5401146 Pump casing made of sheet metal March 28, 1995
A pump casing made of sheet metal has an outer casing having a suction nozzle, and an inner casing housed in said outer casing and spaced therefrom. A resilient seal is disposed in a gap defined between the outer casing and an inner casing. An impeller is rotatably disposed in the inner










 
 
  Recently Added Patents
System and method for judging success or failure of work of robot
Methods and system for providing drug pricing information from multiple pharmacy benefit managers (PBMs)
Methods of diagnosing a plasmodium infection
Adaptive switch mode LED system
Touch screen panel
Backlight assembly, method for driving backlight assembly, and liquid crystal display having the same
Cross-platform cloud-based map creation
  Randomly Featured Patents
Electrical connector having conductive terminals that are provided with a dielectric coating
Disc player with program selection control
Intermediates for the production of imidazobenzodiazepines
Method for shutting off projector including turning off the light source and the fan after the projector receiving a second shut down command
Erosion resistant cermet linings for oil and gas exploration, refining and petrochemical processing applications
Convertible seal
Suction muffler arrangement for a hermetic reciprocating compressor
Optical film, anti-reflection film, polarizing plate, and image display device
Transmission device and label allocation method
Three-dimensional graphics accelerator which implements multiple logical buses using common data lines for improved bus communication