Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Kasuya; Yoshikazu
Address:
Sakutu, JP
No. of patents:
2
Patents:












Patent Number Title Of Patent Date Issued
6784078 Methods for manufacturing semiconductor devices and semiconductor devices August 31, 2004
Semiconductor devices and methods for manufacturing the same in which deterioration of the electrical characteristic is suppressed are described. One method for manufacturing a semiconductor device includes the steps of: forming a first polysilicon layer 32 on a gate dielectric layer
6528414 Methods for forming wiring line structures in semiconductor devices March 4, 2003
Embodiments include a manufacturing method for a semiconductor device which can suppress a concave from being generated in an upper area of a wiring layer at a position above plug. The method may include the steps of (a) forming an impurity diffusion layer 34; (b) forming, on the impurit










 
 
  Recently Added Patents
Systems, methods, and devices for selling transaction instruments via web-based tool
Flame-retardant polyamide composition
Workflow optimization for high throughput imaging environments
Voltage detecting device for LED driver
Single integrated circuit configured to operate both a capacitive proximity sensor device and a resistive pointing stick
Image forming apparatus with static elimination
Opioid-nornicotine codrugs combinations for pain management
  Randomly Featured Patents
Electronic ballast having improved power factor and total harmonic distortion
Low hydrogen concentration charge-trapping layer structures for non-volatile memory
Bar code reader
Ceiling construction for a heating, ventilation and air conditioning system
Method for recovering vanadium-values from vanadium-bearing iron ores and iron ore concentrates
Draw-in and draw-out mechanism of an electrical circuit breaker with main and auxiliary circuits
Oxygen analyzer housing
Intrauterine device for laser light diffusion and method of using the same
Bidirectional optical space switch
Method and apparatus for two zeros/two poles active compensation phase locked loops