Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Kaneko; Mamoru
Address:
Osaka, JP
No. of patents:
1
Patents:












Patent Number Title Of Patent Date Issued
7651917 Semiconductor device and a method of manufacturing the same January 26, 2010
In the present invention, an npn junction is formed by circularly forming a p- type impurity region and n+ type impurity regions on a same single-crystalline substrate as a MOS transistor. Multiple npn junctions are formed apart from each other in concentric circular patterns. With t










 
 
  Recently Added Patents
Method of adenoviral vector synthesis
Digital signal processing apparatus, liquid crystal display apparatus, digital signal processing method and computer program
Unified feedback frame for supporting a plurality of feedback modes and a multiple-input multiple-output (MIMO) communication system using the unified feedback frame
System and method for computational unification of heterogeneous implicit and explicit processing elements
Method of operating an election ballot printing system
Image heating apparatus
Fringe field switching mode liquid crystal display panel
  Randomly Featured Patents
Duplex latch-bolt mechanism
Coaxial capacitor for DRAM memory cell
Apparatus for thermocompression bonding
Linear motor driven elevator with passing function
Upflow filter
Alloy coatings for electrical contacts
Process for the manufacture of a dipped tire cord fabric made of organic fiber cords including cord joint portions
Semiconductor memory storage device capable of high operating speed
Vehicle traction mat
Pneumatic gripper