Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Jeong; Sang
Address:
San Francisco, CA
No. of patents:
3
Patents:












Patent Number Title Of Patent Date Issued
6498005 Homogeneous assay methods December 24, 2002
The present invention provides a method of assaying an enzyme-mediated coupling reaction between a first and a second reactant. The method includes contacting the first reactant with the second reactant in the presence of the enzyme. The second reactant includes a thiol derivative to
6129826 Methods and systems for enhanced fluid transport October 10, 2000
The present invention generally provides an apparatus for enhancing transport and direction of materials in fluidic systems, which systems utilize electroosmotic (E/O) flow systems, to affect that transport and direction. The apparatus generally comprises providing an effective conce
5964995 Methods and systems for enhanced fluid transport October 12, 1999
The present invention generally provides methods for enhancing transport and direction of materials in fluidic systems, which systems utilize electroosmotic (E/O) flow systems, to affect that transport and direction. The methods generally comprise providing an effective concentration of










 
 
  Recently Added Patents
Wireless communication system, associated methods and data structures
Live-attenuated compositions for bacterial infections
Image processing apparatus, image display apparatus, and image processing method
Epilation apparatus
Semiconductor device
Method to alter silicide properties using GCIB treatment
Pre-sealing unit for wire-cut electric discharge machine
  Randomly Featured Patents
Quality of service handling in a S4-serving general packet radio service support node
Integrated message system
Process providing durable stain-resistance using methacrylic acid polymers
Vanadium-pumped titanium x-ray laser
Imaging process
Method for making a remote controlled sub-sea pipe connection
Stress-crack resistant polyarylates
Phase change memory cell in via array with self-aligned, self-converged bottom electrode and method for manufacturing
Process for removing PCB's from electrical apparatus
Joint device and method of producing its housing