Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Hung; Kei-Kang
Address:
Changhua, TW
No. of patents:
6
Patents:












Patent Number Title Of Patent Date Issued
6894324 Silicon-on-insulator diodes and ESD protection circuits May 17, 2005
A silicon-on-insulator (SOI) gated diode and non-gated junction diode are provided. The SOI gated diode has a PN junction at the middle region under the gate, and which has more junction area than a normal diode. The SOI non-gated junction diode has a PN junction at the middle region the
6861680 Silicon-on-insulator diodes and ESD protection circuits March 1, 2005
A silicon-on-insulator (SOI) gated diode and non-gated junction diode are provided. The SOI gated diode has a PN junction at the middle region under the gate, which has more junction area than a normal diode. The SOI non-gated junction diode has a PN junction at the middle region thereof
6747501 Dual-triggered electrostatic discharge protection circuit June 8, 2004
An integrated circuit that includes a signal pad, a clamping circuit including a first NMOS transistor having a drain, a source, a gate and a substrate, wherein the drain of the first NMOS transistor is coupled to the signal pad and the source of the first NMOS transistor is coupled to
6653670 Silicon-on-insulator diodes and ESD protection circuits November 25, 2003
A silicon-on-insulator (SOI) gated diode and non-gated junction diode are provided. The SOI gated diode has a PN junction at the middle region under the gate, and which has more junction area than a normal diode. The SOI non-gated junction diode has a PN junction at the middle region the
6649944 Silicon-on-insulator diodes and ESD protection circuits November 18, 2003
A silicon-on-insulator (SOI) gated diode and non-gated junction diode are provided. The SOI gated diode has a PN junction at the middle region under the gate, thus providing more junction area than a normal diode. The SOI non-gated junction diode has a PN junction at the middle region th
6639283 Semiconductor device with substrate-triggered ESD protection October 28, 2003
A semiconductor device with substrate-triggered ESD protection technique includes a guard ring, a first MOS transistor array, a second MOS transistor array and a substrate-triggered portion. The first MOS transistor array, the second MOS transistor array and the substrate-triggered p










 
 
  Recently Added Patents
Generating agricultural information products using remote sensing
Comb
LCD driving circuit in which shift register units are driven by a first clock signal of fixed duty/amplitude and a second clock signal of variable duty/amplitude
Bioelectric battery for implantable device applications
Injection molding method and injection molding machine
Spin transition material
Electromagnetic shield for a passive electronic component in an active medical device implantable lead
  Randomly Featured Patents
Method of trimming photoresist film
Oxygen activating material, combustion efficiency improving material, plant growth promoting material, aerobic microorganism activating material, animal growth promoting and activating materia
Oral compositions for suppressing mouth odors
Hyaluronic acid-based cross-linked nanoparticles
Methods and apparatus for effectuating a lasting change in a neural-function of a patient
Methods for inhibiting calmodulin activity
Data transfer request processing scheme for reducing mechanical actions in data storage system
Shock absorbing system for stump grinding apparatus
Extract solution for cell-free protein synthesis, method for cell-free protein synthesis using same and method for preparation of the extract solution
System and method for retractable furniture unit