Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Hsu; Chung
Address:
Cupertino, CA
No. of patents:
1
Patents:












Patent Number Title Of Patent Date Issued
4713329 Well mask for CMOS process December 15, 1987
A method of forming CMOS transistors with self-aligned field regions. First and second spaced apart areas are provided on a silicon substrate. A masking member is formed protecting the first of said areas and exposing the second. The exposed area is doped with a p-type material which is










 
 
  Recently Added Patents
Bipolar junction transistor with a self-aligned emitter and base
Simultaneous image distribution and archiving
Method for assembling a camera module, and camera module
Washing machine
Wireless device with extendable antenna
Profile-based user access to a network management system
Wafer processing method and system using multi-zone chuck
  Randomly Featured Patents
Force sensor chip
Process for the preparation of polycarbonate
Semiconductor device with liquid repellant layer
Wireless swimming pool water level system
Pulley actuated translational hinge system
Assay for pathogenicity of anti-DNA antibodies
Personal mobility vehicles and methods
Set for laminating a print carrier element with a protective film element
Projection display apparatus
Positioning and damper device using shear force from cyclic differential compressive strain of a cross-linked thermoplastic