Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Hanrahan; Shaila
Address:
San Jose, CA
No. of patents:
6
Patents:












Patent Number Title Of Patent Date Issued
6792588 Faster scalable floorplan which enables easier data control flow September 14, 2004
A floorplan for a reconfigurable chip uses slices adjacent to each of four corners of a region, each of the slices including tiles that contain multiple reconfigurable functional units including ALUs. The placement of the slices in the corners of their region allows for better and quicke
6657457 Data transfer on reconfigurable chip December 2, 2003
A reconfigurable chip having reconfigurable elements uses an interconnection system which reduces the maximum signal rise and fall time. In one embodiment, the maximum rise and fall time is reduced by providing bypass paths. In another embodiment, buffers are used to reduce signal ri
6392912 Loading data plane on reconfigurable chip May 21, 2002
A reconfigurable chip includes data registers which can be loaded from off-chip or on-chip. The data register comprises a register block produced from a number of register block units. The register bock units include an active plane store storing the current value of the register bit, at
6349346 Control fabric unit including associated configuration memory and PSOP state machine adapted to February 19, 2002
A reconfigurable system is arranged to have separate control and the data paths. The control path is set up using control fabric units which use an associated state machine to produce an address to a functional unit memory. The functional unit memory then produces the configuration data
6311200 Reconfigurable program sum of products generator October 30, 2001
A reconfigurable programmable sum of products generator allows for multiple configurations to be associated with a programmable sum of products generator. These configurations can be modified by changing the configurations in an associated configuration memory for the programmable su
6288566 Configuration state memory for functional blocks on a reconfigurable chip September 11, 2001
A configuration state memory is associated with a configurable functional block on a reconfigurable chip. The configuration state memory stores more than one configuration for the functional block. This allows the functional block to switch configurations without requiring the config










 
 
  Recently Added Patents
Sample analysis and/or sample processing system
Compact multi-functional scanning apparatus with retractable flatbed scanner
Buried object detection in GPR images
Semiconductor device having a first conductive member connecting a chip to a wiring board pad and a second conductive member connecting the wiring board pad to a land on an insulator covering
Method and apparatus for supporting delivery, sale and billing of perishable and time-sensitive goods such as newspapers, periodicals and direct marketing and promotional materials
Method and apparatus for using service capability information for user plane location
Secure provisioning of a portable device using a representation of a key
  Randomly Featured Patents
Single-frequency narrow linewidth 2 .mu.m fiber laser
Laser light source, illuminating optical device, and exposure device
Print wheel setting mechanism
Adjustable dust ruffle
All-aromatic polyester resin composition
Heeling apparatus and method
Memory element with reduced-current phase change element
Absorbent article having multiple effective height transverse partition
Process control for acetic acid manufacture
Three position electrically operated actuator