| |
|
Inventor: Gradstein; Arnit
Address: Binyamina, IL
No. of patents: 1
Patents:
| Patent Number |
Title Of Patent |
Date Issued |
| 8103858 |
Efficient parallel floating point exception handling in a processor |
January 24, 2012 |
| Methods and apparatus are disclosed for handling floating point exceptions in a processor that executes single-instruction multiple-data (SIMD) instructions. In one embodiment a numerical exception is identified for a SIMD floating point operation and SIMD micro-operations are initia |
|
|
|
