Resources Contact Us Home
Gradstein; Arnit
Binyamina, IL
No. of patents:

Patent Number Title Of Patent Date Issued
8103858 Efficient parallel floating point exception handling in a processor January 24, 2012
Methods and apparatus are disclosed for handling floating point exceptions in a processor that executes single-instruction multiple-data (SIMD) instructions. In one embodiment a numerical exception is identified for a SIMD floating point operation and SIMD micro-operations are initia

  Recently Added Patents
Process for producing .beta.-sialon fluorescent material
Content protection apparatus and content encryption and decryption apparatus using white-box encryption table
Electric motor
Integrated circuit packaging system with heat slug and method of manufacture thereof
Apparatus, system, and method for non-interruptively updating firmware on a redundant hardware controller
Correcting color plate data for mis-registration in a sub-scanning direction by performing a pixel transition at the transition point aligned in the main-scanning direction
System and method for producing statistically valid assay means and ranges for quality control materials
  Randomly Featured Patents
Intake manifold for an internal combustion engine provided with metallic reinforcement brackets for fastening the fuel common rail
Liquid crystal display device having particular conductive layer
Auto focus system using twice reflection
Monolithic laser configuration
Fire extinguisher filling aid system
Semiconductor memory device
Double word fetch system
Method for optimizing direct wafer bond line width for reduction of parasitic capacitance in MEMS accelerometers
Method for high speed leak test for metallic cover with a pull tab
Compositions and methods for chemodenervation using neurotoxins