Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Freeland; Gary L.
Address:
Plainville, CT
No. of patents:
2
Patents:












Patent Number Title Of Patent Date Issued
6484125 Service information derived from elevator operational parameters November 19, 2002
The mean number of elevator door reversals, .mu., in groups of related door reversals, and the standard deviation, .sigma., from the mean, are used to determine the likelihood that door reversals are caused by passenger interference; the likelihood is low if a recent number of reversals
6330936 Elevator behavior reported in occurrence-related groups December 18, 2001
Elevator events and conditions are monitored so as to determine features which are notable with respect to service including repair and maintenance, a name label is stored chronologically in a log upon each occurrence of a notable feature. Attributes of the feature stored chronologic










 
 
  Recently Added Patents
Generation of interpolated samples for decision based decoding
Notification systems and methods that consider traffic flow predicament data
High gradient lens for charged particle beam
(4939
Method of manufacturing acrylic film, and acrylic film
Disc shaped high density recording medium
Motor and disk drive apparatus
  Randomly Featured Patents
Remotely controlled sampling device having a vent passage connecting an internal chamber to the environment through an upper outlet
Dual homodyne detection system to measure asymmetric spectrum by using angle mirrors
Sheet rotator and justifier
Information processing apparatus with different save destination for wireless communication and control method thereof
Seat belt buckle with pivoting latch
Processes for preparation of hexafluoroacetone and its hydrate
Carrying handle
Method and process of a universal window system using singular advanced components of a polymer based or metallurgy based product
Message delivery in messaging networks
Double shift instruction for micro engine used in multithreaded parallel processor architecture