Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
El-Ayat; Khaled Ahmad
Address:
Cupertino, CA
No. of patents:
2
Patents:












Patent Number Title Of Patent Date Issued
6392437 Programmable multi-standard I/O architecture for FPGAs May 21, 2002
The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/O buffers may be
6242943 Programmable multi-standard I/O architecture for FPGAS June 5, 2001
The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/O buffers may be










 
 
  Recently Added Patents
Wind turbine
Method and system for migrating object update messages through synchronous data propagation
Water bottle warning triangle
Voltage generating system and memory device using the same
Adhesive structure of optical device, adhesion method, and optical pickup device
Device for accurately measuring concentration of component in blood and control method of the device
Imaging lens
  Randomly Featured Patents
System and method to facilitate real-time communications and content sharing among users over a network
Assays employing randomly distributed microbeads with attached biomolecules
Driving mechanism for photosensitive image bearing drum in electrophotographic machines
Panel interlocking method
Pipe-holding vise jaw appliance
Multi-purpose hand operated office utensil
Matrix print head with improved armature retainer
Partially oriented nylon yarn and process
Reduced profile magnetic head assembly and method of manufacturing reduced profile magnetic head support structure
Die-casting method and die-castings obtained thereby