Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Denis; Bernard A.
Address:
Mennecy, FR
No. of patents:
3
Patents:












Patent Number Title Of Patent Date Issued
4455625 Random access memory cell June 19, 1984
Two memory cells each can be entirely fabricated in only two isolation beds. In one embodiment each bed contains one lateral PNP and one vertical NPN transistor in a merged structure. To obtain faster switching speeds, the PNP transistors are cross-coupled as flip-flop transistors while
4387445 Random access memory cell June 7, 1983
Two memory cells each can be entirely fabricated in only two isolation beds. In one embodiment each bed contains one lateral PNP and one vertical NPN transistor in a merged structure. In a second embodiment, each bed contains one lateral PNP and two vertical NPN transistors in a merged
4292675 Five device merged transistor RAM cell September 29, 1981
A five device RAM cell comprising a four device Merged Transistor Logic (MTL) cell plus a separate sense line and a fifth bipolar transistor device having a collector connected to one node of the cell, a base connected to the other node of the cell, and an emitter connected to the se










 
 
  Recently Added Patents
Methods to fabricate a photoactive substrate suitable for microfabrication
Methods of reverse link power control
Supporting multiple channels of a single interface
Monolithic widely-tunable coherent receiver
Method for computer-based determination of a position in a map, navigation device and mobile radio telephone
Error recovery storage along a memory string
3D IC method and device
  Randomly Featured Patents
Lady bud-shaped brush with eight spots
Apparatus and method to adjust data transfer rate
Temperature/humidity controlled valve for a smoking article
Dual composition vertebral defect device
Narrow ink jet printhead
Joint compensator
Low breakout hydraulic power transfer unit and method of operation thereof
Fuel cell unit, control method for fuel cell unit, and information processing apparatus
Method of manufacturing multilayer wiring boards
Subfloor assembly for athletic playing surface having improved deflection characteristics