Resources Contact Us Home
Davis; Edward Lee
Tigard, OR
No. of patents:

Patent Number Title Of Patent Date Issued
7776485 Fuel cell stack with a plurality of connected single unit fuel cells August 17, 2010
A fuel cell stack including a housing for holding fuel cells is disclosed. Each fuel cell includes a membrane electrode assembly with a proton exchange membrane disposed between carbon bases, a connector for engaging metalized collectors to form an electrical circuit for operating the fu
7445647 Method for making a single unit fuel cell November 4, 2008
A method for making fuel cells is disclosed and includes placing catalyst strips on an anode side and a cathode side of a proton exchange membrane disposed between carbon bases. The method includes metalizing at least two collectors, and drilling a plurality of paths through the body

  Recently Added Patents
Mobile computing terminal
Permanent magnet axial field zeeman slower
Low-coupling oxide media (LCOM)
Resonant oscillator with start up and shut down circuitry
Acoustic measuring instrument
Non-aqueous solution process for the preparation of cross-linked polymers
Method for resource allocation in a wireless communication network, method for error-free transmission of information, node and wireless communication network
  Randomly Featured Patents
Persistent and reliable session securely traversing network components using an encapsulating protocol
Method for central injection molding
Method and system for identifying and reporting over-utilized, under-utilized, and bad quality trunks and gateways in internet protocol telephony networks
Keypad for a security system
Fastening device for support structures
Message authorization system for authorizing message for electronic document
Method of producing enantioselective immobilized candida rugosa lipase
Scale, displacement detection apparatus provided with the same, and imaging apparatus provided with the same
Sealing and guiding strip for a window with insert for corner of the window frame
Apparatus within an integrated circuit for preventing the integrated circuit from erroneously entering a test mode operation