Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Corbeil, Jr.; John D.
Address:
Fort Collins, CO
No. of patents:
2
Patents:












Patent Number Title Of Patent Date Issued
7406671 Method for performing design rule check of integrated circuit July 29, 2008
The present invention provides a method for performing design rule check (DRC) of an integrated circuit. A design layout of the integrated circuit is provided. The integrated circuit includes a complex circuit. A DRC tool is used to compare a portion of the design layout with a reference
6880142 Method of delay calculation for variation in interconnect metal process April 12, 2005
A method of calculating delay for a process variation includes finding a value for each of exactly two independent variables that results in a maximum or minimum variation of estimated cell delay plus net delay, calculating a variation of resistance from the value found for each of the










 
 
  Recently Added Patents
Methods, systems, and computer-readable media for providing an event alert
Radio transmitter and radio receiver with channel condition assessment
Crowd control barrier II
Method for manufacturing a substrate for a display device
Method and device for monitoring and analyzing signals
Recovering a database to any point-in-time in the past with guaranteed data consistency
Processor and data transfer method
  Randomly Featured Patents
Thermoplastic resin with (meth)acrylamide or aminoalkyl (meth)acrylate copolymer
Food processing apparatus
Query result iteration
Display package having intermittent peripheral welds
Communication terminal containing apparatus, communication terminal apparatus, and radio communication system
Apparatus for emitting linear light
Copying method and apparatus
Multifunctional health capsule
Wire terminal block for communication connectors
Container