| |
|
Inventor: Collard; Jean-Francois C. P.
Address: Sunnyvale, CA
No. of patents: 1
Patents:
| Patent Number |
Title Of Patent |
Date Issued |
| 7555607 |
Program thread syncronization for instruction cachelines |
June 30, 2009 |
| In a method of and system for program thread synchronization, an instruction cache line is determined each of a plurality of program threads to be synchronized. For each processor executing one or more of the threads to be synchronized, execution of the thread is halted at a barrier |
|
|
|
