Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Chen; Yen-Kuang
Address:
Sunnyvale, CA
No. of patents:
8
Patents:




Patent Number Title Of Patent Date Issued
7392275 Method and apparatus for performing efficient transformations with horizontal addition and subtr June 24, 2008
A method and apparatus for including in a processor instructions for performing horizontal intra-add operations on packed data. One embodiment of the processor is coupled to a memory. The memory has stored therein at least a first packed data. The processor performs operations on data
7263124 Scalable coding scheme for low latency applications August 28, 2007
Fractional parts of quantized video coefficients are used as enhancement layers when encoding a video steam. This use of the fractional parts allows the reuse of decoding components.
7143264 Apparatus and method for performing data access in accordance with memory access patterns November 28, 2006
An apparatus and method for performing data access in accordance with memory access patterns are described. In one embodiment, the method includes the determination, in response to a memory access instruction, of a memory access pattern of data requested by the memory access instruct
7042942 Zigzag in-order for image/video encoder and decoder May 9, 2006
In an encoding or decoding process for compressible data, non-raster ordered bitstreams of transform data are rearranged in memory so later data access is contiguous, efficiently allowing processing in a single cache line. In an encoder, rearrangement can utilize a buffer copy that e
6957317 Apparatus and method for facilitating memory data access with generic read/write patterns October 18, 2005
An apparatus and method facilitating memory data access with generic read/write patterns are described. In one embodiment, the method includes the detection, in response to a load instruction, of a cache hit/cache miss of data requested by the load instruction within a re-tiling (RT)
6816949 Method and apparatus for cache management November 9, 2004
A cache management operation. In one embodiment, a first recall value for a first unit of data is generated, a second recall value for a second unit of data is generated, and the first and second recall values are compared. The unit of data having the higher recall value is stored in a f
6798364 Method and apparatus for variable length coding September 28, 2004
A method and apparatus for variable length coding is described. A method comprises receiving a group of data having a group of set values, identifying a group of positions of the group of set values within the group of data without branching, for each of the group of positions, encod
6781589 Apparatus and method for extracting and loading data to/from a buffer August 24, 2004
An apparatus and method for extracting and loading data to/from a buffer are described. The method includes the selection of data from a data buffer in response to execution of a data access instruction. The data buffer includes a plurality of data storage devices, one or more of which


 
 
  Recently Added Patents
White space graphs and trees for content-adaptive scaling of document images
Apparatus for examining documents
Selectively permeable membrane type reactor
Contactless battery charger
Process for producing electrophotographic photosensitive member
Suction filter, turbo compressor, and method of packaging the compressor
Methods, apparatus, and program products for utilizing contextual property metadata in networked computing environments
  Randomly Featured Patents
Printer
Testable on-chip capacity
Board game apparatus
Error sensing method for improving error control capability in data communications
Real time diagnostic system for reprographic machines
Dual quadrature branchline in-phase power combiner and power splitter
System and method for automatically and iteratively mining related terms in a document through relations and patterns of occurrences
Non-reusable retractable safety syringe
Microtag and method
Method for manufacturing DRAM capacitor