Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Chan; Hsun-Chang
Address:
Hsin-Chu, TW
No. of patents:
2
Patents:












Patent Number Title Of Patent Date Issued
7528478 Semiconductor devices having post passivation interconnections and a buffer layer May 5, 2009
An integrated circuit having post passivation interconnections with a second connection pattern is disclosed. A passivation layer (preferably made of a non-oxide material) is formed over the integrated circuit already having a first plurality of contact pads in a first connection pat
7026233 Method for reducing defects in post passivation interconnect process April 11, 2006
A method of forming post passivation interconnects for an integrated circuit is disclosed. A passivation layer of a non-oxide material is formed over the integrated circuit. A buffer layer is then formed over the passivation layer. The buffer layer preferably is a silicon oxide layer










 
 
  Recently Added Patents
Methods for non-linear image blending, adjustment and display
Pixel structure of organic light emitting device
Modular connector for touch sensitive device
Method and apparatus for transcoding and transrating in distributed video systems
Magnetic reading and writing device
Wideband antenna
Image forming apparatus and method
  Randomly Featured Patents
Method for producing a semiconductor wafer with profiled edge
Folding cargo bay cover for pickup trucks
Printed fabric for household linens, napery, or the like
Sensor for the detection of the direction of a magnetic field having magnetic flux concentrators and hall elements
Receiving apparatus and receiving method
Antilock brake control system for vehicle
Logical boundaries in communications networks
Environmental sealing
Candy powder dispensing apparatus
Wiring structure and method of forming the structure