Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Chan; Hsun-Chang
Address:
Hsin-Chu, TW
No. of patents:
2
Patents:












Patent Number Title Of Patent Date Issued
7528478 Semiconductor devices having post passivation interconnections and a buffer layer May 5, 2009
An integrated circuit having post passivation interconnections with a second connection pattern is disclosed. A passivation layer (preferably made of a non-oxide material) is formed over the integrated circuit already having a first plurality of contact pads in a first connection pat
7026233 Method for reducing defects in post passivation interconnect process April 11, 2006
A method of forming post passivation interconnects for an integrated circuit is disclosed. A passivation layer of a non-oxide material is formed over the integrated circuit. A buffer layer is then formed over the passivation layer. The buffer layer preferably is a silicon oxide layer










 
 
  Recently Added Patents
Tri-material dual-species neutron spectrometer
Camera with monitor
Portion of a display panel with an unhappy facial expression icon
Graphical user interface for interpreting the results of image analysis
Apparatus and method for adapted deblocking filtering strength
Supplier capability methods, systems, and apparatuses for extended commerce
Printer
  Randomly Featured Patents
Automobile sliding roof with transparent panel and shutter
Machine tool coolant filtering system
Highchair food collection
Catheter with skived tubular member
Display screen with animated graphical user interface
Enclosure for a speaker cable connector
Packaging structure and method of a MEMS microphone
Surface material and condition sensing system
Controlling a cooling fan for a storage array
Disk laser including an amplified spontaneous emission (ASE) suppression feature