Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Ca; Min
Address:
Hsin-Chu, TW
No. of patents:
1
Patents:




Patent Number Title Of Patent Date Issued
6956254 Multilayered dual bit memory device with improved write/erase characteristics and method of manu October 18, 2005
A dual bit ROM multilayered structure with improved write and erase functions and a method of manufacturing is disclosed. The structure includes a pair of floating gates at the middle or nitride layer to better define the two locations of electrons representing the dual data bits col


 
 
  Recently Added Patents
System and method for inspecting a workpiece surface using polarization of scattered light
Single-piece cable retention housing for hardened outside plant connector
Fixing device of image forming apparatus
Mobile phone
Method for manufacturing semiconductor device
Form recognition system, method, program, and storage medium
Electronically controlled converter clutch for an automatic transmission
  Randomly Featured Patents
Cap and clip assembly for instrument
Semiconductor memory device
Method for measuring stiffness of a cultured tissue, using a stiffness measurement device having a vibration detective unit
Disk drive adjusting read-ahead to optimize cache memory allocation
Process for preparing optical fiber cladding solutions
Portable field anesthesia machine and control therefore
Satellite communications gateway management system
Diaminobenzene derivatives, polyimides prepared therefrom, and alignment film for liquid crystals
Computer workstation
Safer organophosphorous compositions