Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Byers; Lawrence F.
Address:
Palo Alto, CA
No. of patents:
2
Patents:












Patent Number Title Of Patent Date Issued
7685105 System and method for indexing, organizing, storing and retrieving environmental information March 23, 2010
Embodiments of the present invention provide indexing, organizing, storing and/or retrieving of environmental information regarding a proposed environment-modifying project, including information about an environment-modifying natural event or construction project ("project"); a natu
6856907 Method for planning, communicating and evaluating projects that impact the environment February 15, 2005
A method for electronically planning, evaluating, representing and communicating environmental information about site characteristics and the impact of proposed activities, through visualization, modeling and/or decision support modules, which support the shared public and private ev










 
 
  Recently Added Patents
Voltage detection apparatus and combination circuit
Digital camera supporting intelligent self-timer mode and method of controlling the same
Power-on reset circuit
Semiconductor device and method of manufacturing the same
Data storage apparatus, memory control apparatus and method for controlling flash memories
Dynamic facsimile transcoding in a unified messaging platform
Varying latency timers in a wireless communication system
  Randomly Featured Patents
Gestures and gesture modifiers for manipulating a user-interface
Weed remover
Cellulose acetate film having controlled retardation and thickness
ABS-formaldehyde novolak
Photocurable compositions and flexographic printing plates comprising the same
Temperature compensation of tunable acoustic optical filters
Skip operations for solid state disks
Process for forming a through connection between a pair of circuit patterns disposed on opposite surfaces of a substrate
Chair
Method for forming semiconductor integrated circuit microelectronic fabrication having multiple gate dielectric layers with multiple thicknesses