Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Braceras; Geordie M.
Address:
Essex Junction, VT
No. of patents:
5
Patents:












Patent Number Title Of Patent Date Issued
7724565 Apparatus and method for small signal sensing in an SRAM cell utilizing PFET access devices May 25, 2010
A design structure embodied in a machine readable medium used in a design process for small signal sensing during a read operation of a static random access memory (SRAM) cell includes coupling a pair of complementary sense amplifier data lines to a corresponding pair of complementar
7464217 Design structure for content addressable memory December 9, 2008
A design structure for content addressable memory including a first array of memory cells, and a second array of memory cells. A search logic circuit is configured to prevent a discharge of the second array of memory cells when a search of the first array of memory cells finds certai
6687144 High reliability content-addressable memory using shadow content-addressable memory February 3, 2004
A high-reliability content & addressable memory using a shadow content-addressable memory (CAM) array in parallel with a primary CAM array to increase the reliability of CAM searches. The reliability of CAM searches has been less than desired because of random environmental influence
6650561 High reliability content-addressable memory using shadow content-addressable memory November 18, 2003
A high-reliability content-addressable memory using a shadow content-addressable memory (CAM) array in parallel with a primary CAM array to increase the reliability of CAM searches. The reliability of CAM searches has been less than desired because of random environmental influences
6219288 Memory having user programmable AC timings April 17, 2001
A SRAM module provides programmability of AC timings such that an end user can adjust or "tweak" the AC timings to maximize system performance. A variable delay circuit is placed in the path between a signal (e.g., data signal or address signal)and the SRAM set-up and hold register which










 
 
  Recently Added Patents
Method and apparatus for reacquiring lines in a cache
Method, device and computer readable medium for determining whether transmission signals are present in received signals
Decrementing settings for a range of power caps when a power cap is exceeded
Boundary acoustic wave device
Methods and devices for multiple-mode radio frequency synthesizers
End to end email monitor
Information processing apparatus, information processing method, and program
  Randomly Featured Patents
Texturizing composition for cosmetics or pharmaceuticals
Medicament delivery assembly
Strapless pocket jacket
Image processing device
Takeout mechanism in glassware forming machine
Disc player
Method for fixing a protein on a pyrrole-based polymer and use thereof for making a sensor
Door, window, and partition casing arrangement for dry wall partitions
Blow dryer holder
Fibre opening apparatus for an open-end spinning machine