Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Arrott; Anthony S.
Address:
Washington, DC
No. of patents:
10
Patents:












Patent Number Title Of Patent Date Issued
7038940 Pulsed write techniques for magneto-resistive memories May 2, 2006
A magneto-resistive memory that has a shared word line and sense line is disclosed. By providing the shared word line and sense line, the number of relatively large drivers required to drive the word line and sense line currents can be reduced. This reduces the peripheral overhead of the
6992918 Methods of increasing write selectivity in an MRAM January 31, 2006
MRAM architectures are disclosed that produce an increased write margin and write selectivity without significantly reducing the packing density of the memory. The major axes of the magneto-resistive bits are offset relative to the axes of the digital lines to produce a magnetic field
6850431 Pulsed write techniques for magneto-resistive memories February 1, 2005
A magneto-resistive memory that has a shared word line and sense line is disclosed. By providing the shared word line and sense line, the number of relatively large drivers required to drive the word line and sense line currents can be reduced. This reduces the peripheral overhead of the
6791856 Methods of increasing write selectivity in an MRAM September 14, 2004
MRAM architectures are disclosed that produce an increased write margin and write selectivity without significantly reducing the packing density of the memory. The major axes of the magneto-resistive bits are offset relative to the axes of the digital lines to produce a magnetic field
6756240 Methods of increasing write selectivity in an MRAM June 29, 2004
MRAM architectures are disclosed that produce an increased write margin and write selectivity without significantly reducing the packing density of the memory. The major axes of the magneto-resistive bits are offset relative to the axes of the digital lines to produce a magnetic field
6724654 Pulsed write techniques for magneto-resistive memories April 20, 2004
A magneto-resistive memory that has a shared word line and sense line is disclosed. By providing the shared word line and sense line, the number of relatively large drivers required to drive the word line and sense line currents can be reduced. This reduces the peripheral overhead of the
6522574 MRAM architectures for increased write selectivity February 18, 2003
MRAM architectures are disclosed that produce an increased write margin and write selectivity without significantly reducing the packing density of the memory. The major axes of the magneto-resistive bits are offset relative to the axes of the digital lines to produce a magnetic field
6493259 Pulse write techniques for magneto-resistive memories December 10, 2002
A magneto-resistive memory that has a shared word line and sense line is disclosed. By providing the shared word line and sense line, the number of relatively large drivers required to drive the word line and sense line currents can be reduced. This reduces the peripheral overhead of the
6424564 MRAM architectures for increased write selectivity July 23, 2002
MRAM architectures are disclosed that produce an increased write margin and write selectivity without significantly reducing the packing density of the memory. The major axes of the magneto-resistive bits are offset relative to the axes of the digital lines to produce a magnetic field
6424561 MRAM architecture using offset bits for increased write selectivity July 23, 2002
MRAM architectures are disclosed that produce an increased write margin and write selectivity without significantly reducing the packing density of the memory. The major axes of the magneto-resistive bits are offset relative to the axes of the digital lines to produce a magnetic field










 
 
  Recently Added Patents
System and method for performing image correction
Monitoring device, monitoring method and non-transitory computer readable medium
Gas flow indicator
Rotating device
Modular authoring and visualization of rules using trees
DRAM refresh method and system
Lock
  Randomly Featured Patents
Apparatus and method for developing an anatomic space for laparoscopic hernia repair and patch for use therewith
Battery case
Memory device with divided bit-line architecture
Method for evaluating SRAM memory cell and computer readable recording medium which records evaluation program of SRAM memory cell
Radio frequency excitation and gradient pulse controller having plurality of channels for transmitting instruction and Rf pulse pattern data to a magnetic resonance imaging system
Radiation curable cellulose compositions
Ruminant repellent from enzymatically putrefied lipoidal material
Vertebral pars interarticularis clamp a new spine fixation device, instrumentation, and methodology
Hydraulic control with line pressure modulation
Linearly-controlled resistive element apparatus