Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Arrott; Anthony S.
Address:
Washington, DC
No. of patents:
10
Patents:












Patent Number Title Of Patent Date Issued
7038940 Pulsed write techniques for magneto-resistive memories May 2, 2006
A magneto-resistive memory that has a shared word line and sense line is disclosed. By providing the shared word line and sense line, the number of relatively large drivers required to drive the word line and sense line currents can be reduced. This reduces the peripheral overhead of the
6992918 Methods of increasing write selectivity in an MRAM January 31, 2006
MRAM architectures are disclosed that produce an increased write margin and write selectivity without significantly reducing the packing density of the memory. The major axes of the magneto-resistive bits are offset relative to the axes of the digital lines to produce a magnetic field
6850431 Pulsed write techniques for magneto-resistive memories February 1, 2005
A magneto-resistive memory that has a shared word line and sense line is disclosed. By providing the shared word line and sense line, the number of relatively large drivers required to drive the word line and sense line currents can be reduced. This reduces the peripheral overhead of the
6791856 Methods of increasing write selectivity in an MRAM September 14, 2004
MRAM architectures are disclosed that produce an increased write margin and write selectivity without significantly reducing the packing density of the memory. The major axes of the magneto-resistive bits are offset relative to the axes of the digital lines to produce a magnetic field
6756240 Methods of increasing write selectivity in an MRAM June 29, 2004
MRAM architectures are disclosed that produce an increased write margin and write selectivity without significantly reducing the packing density of the memory. The major axes of the magneto-resistive bits are offset relative to the axes of the digital lines to produce a magnetic field
6724654 Pulsed write techniques for magneto-resistive memories April 20, 2004
A magneto-resistive memory that has a shared word line and sense line is disclosed. By providing the shared word line and sense line, the number of relatively large drivers required to drive the word line and sense line currents can be reduced. This reduces the peripheral overhead of the
6522574 MRAM architectures for increased write selectivity February 18, 2003
MRAM architectures are disclosed that produce an increased write margin and write selectivity without significantly reducing the packing density of the memory. The major axes of the magneto-resistive bits are offset relative to the axes of the digital lines to produce a magnetic field
6493259 Pulse write techniques for magneto-resistive memories December 10, 2002
A magneto-resistive memory that has a shared word line and sense line is disclosed. By providing the shared word line and sense line, the number of relatively large drivers required to drive the word line and sense line currents can be reduced. This reduces the peripheral overhead of the
6424564 MRAM architectures for increased write selectivity July 23, 2002
MRAM architectures are disclosed that produce an increased write margin and write selectivity without significantly reducing the packing density of the memory. The major axes of the magneto-resistive bits are offset relative to the axes of the digital lines to produce a magnetic field
6424561 MRAM architecture using offset bits for increased write selectivity July 23, 2002
MRAM architectures are disclosed that produce an increased write margin and write selectivity without significantly reducing the packing density of the memory. The major axes of the magneto-resistive bits are offset relative to the axes of the digital lines to produce a magnetic field










 
 
  Recently Added Patents
Pharmaceutical powder compositions
Computer program and apparatus for evaluating signal propagation delays
Hard disk drives having different rotational speeds
SONOS stack with split nitride memory layer
Apparatus and method for discharging capacitor of input filter of power supply, and power supply including the apparatus
XDSL system and signal transmission method, sending device, and receiving device of xDSL system
Organic electroluminescence device
  Randomly Featured Patents
Methods for forming an intermetallic region between a solder bump and an under bump metallurgy layer and related structures
Adjustable optical cam
Split collar spacer ring assembly
Fraction collector for composition analysis
Programming a memory device to increase data reliability
Radiographically readable information carrier and method of using same
Protected switch and techniques to manufacture the same
Impact-resistant resin composition
Water decomposition method and device using ionization by collision
Self-aligning 1xN rotary optical switch