Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Integrated circuit layout utilizing separated active circuit and wiring regions










Image Number 7 for United States Patent #T100501.

In the method for fabricating a semiconductor substrate integrated circuit layout including: forming a plurality of spaced-apart circuit cells in columnar arrays within said substrate; forming a first insulating layer above said substrate, said layer having apertures therein to expose selected active regions of said selected cells; the improvement comprising: depositing first and second sets of elongated conductors in substantially parallel relationship atop said first insulating layer in said columnar direction; said first set being disposed directly atop said exposed cells to make selected contact with selected ones of said exposed active regions through said apertures in said first insulating layer; said second set being disposed in areas between said exposed cells; forming a second insulating layer above said first and second sets of conductors, said second insulating layer having apertures therein to expose selected ones of said first and second sets; and depositing a third set of substantially parallel, elongated conductors atop said second insulating layer, orthogonally with respect to said columnar direction, to make selected contact with said exposed ones of said first and second sets through said apertures in said second insulating layer.








 
 
  Recently Added Patents
Compounds and compositions for treating chemical warfare agent-induced injuries
Solid-state image sensing device and control method of solid-state image sensing device
Method for fabricating a nitrided silicon-oxide gate dielectric
Support tray for server
Charged particle cancer therapy beam path control method and apparatus
Memory with separate read and write paths
System and method for computational unification of heterogeneous implicit and explicit processing elements
  Randomly Featured Patents
Systems and methods for testing and diagnosing delay faults and for parametric testing in digital circuits
Sandal with back and top strap
Method and apparatus for communicating map data for vehicle navigation
Copy image adjustment method
Technique for automatic poster frame detection
Method for performing complicated schema changes within a database
Bottom pivot assembly for folding doors
Method for fabricating rewritable three-dimensional memory device
Benzimidazole derivatives, compositions containing them, preparation thereof and uses thereof
Pendant