Resources Contact Us Home
Electrostatic discharge protection circuit triggered by capacitive-coupling

Image Number 8 for United States Patent #RE38222.

An electrostatic discharge (ESD) protection circuit connected to an integrated circuit pad for protecting an internal circuit from ESD damage. The ESD protection circuit includes an NMOS/PMOS transistor, a capacitor, and a load The NMOS/PMOS is configured with a drain connected to the IC pad and a source for connection to the circuit V.sub.SS /V.sub.DD. Agate of the NMOS/PMOS transistor is tied to the source. The capacitor is connected between the IC pad and the bulk of the NMOS/PMOS transistor The load, which is either another NMOS/PMOS transistor or a resistor, is to be connected between the V.sub.SS /V.sub.DD and the bulk of the NMOS/PMOS transistor. In accordance with the invention, the NMOS/PMOS transistor is fabricated in a P-well/N-well region of a semiconductor substrate. The capacitor includes an IC pad and a polysilicon layer therebelow, with an intervening dielectric layer.

  Recently Added Patents
Systems and methods for providing a video playlist
Cordless hand blender
Nitrogen and hindered phenol containing dual functional macromolecular antioxidants: synthesis, performances and applications
Solid-state imaging device and imaging apparatus
Signal phase-based location of network nodes
Deadline-driven parallel execution of queries
Method for forming contact hole
  Randomly Featured Patents
Lily plant named `Tiny Hope`
Blind rivet
Power assisted dump valve
Multifilamentary oxide superconducting wire and method of producing the same, and stranded oxide superconducting wire and method of producing the same
Energy absorbing bumper fastener system
Establishing shortcuts in a Multiprotocol-over-ATM system
Channel switching control method and a cordless telephone system using the same
Fish hook
Method of installing a screw-type anchor
Selective solar surfaces