Resources Contact Us Home
Fabrication methods of integrated semiconductor structure

Image Number 8 for United States Patent #8518780.

A method for manufacturing the integrated circuit device comprises providing a substrate having a first region, a second region, and a third region. A first dielectric layer is formed in the first region of the substrate. A second dielectric layer is formed in the second region and the third region. A sacrificial layer is formed over the first dielectric layer and the second dielectric layer. The sacrificial layer, the first dielectric layer, and the second dielectric layer are patterned to form a first gate stack, a second gate stack, and a third gate stack. An interlayer dielectric (ILD) layer is formed in between the first gate stack, the second gate stack, and the third gate stack. The second gate stack is removed to form an opening adjacent to the ILD layer and a third dielectric layer is formed in the opening.

  Recently Added Patents
Generator with a segmented stator
Method and system for phase-sensitive magnetic resonance imaging
Composition comprising a mixture of dextro- and levo-amphetamines complexed with ion-exchange resin particles to form drug resin particles
Computer device with digitizer calibration system and method
Method and apparatus for communications
Metal-containing compositions and method of making same
Expression of dirigent gene EG261 and its orthologs and paralogs enhances pathogen resistance in plants
  Randomly Featured Patents
Double stem table lamp
Method of making coherent multilayer crystals
Platinum silicide infrared diode
Conveyor with transverse positioning
IV administration apparatus
Apparatus and method for manipulating or retracting tissue and anatomical structure
Dynamoelectric machine
Reconfigurable analog baseband for a single-chip dual-mode transceiver
Data storage apparatus
Birefringent glass waveplate containing copper halide crystals