Resources Contact Us Home
Fabrication methods of integrated semiconductor structure

Image Number 6 for United States Patent #8518780.

A method for manufacturing the integrated circuit device comprises providing a substrate having a first region, a second region, and a third region. A first dielectric layer is formed in the first region of the substrate. A second dielectric layer is formed in the second region and the third region. A sacrificial layer is formed over the first dielectric layer and the second dielectric layer. The sacrificial layer, the first dielectric layer, and the second dielectric layer are patterned to form a first gate stack, a second gate stack, and a third gate stack. An interlayer dielectric (ILD) layer is formed in between the first gate stack, the second gate stack, and the third gate stack. The second gate stack is removed to form an opening adjacent to the ILD layer and a third dielectric layer is formed in the opening.

  Recently Added Patents
Method and apparatus for decoding/encoding a video signal with inter-view reference picture list construction
Electric power steering apparatus
Classifying documents using multiple classifiers
Lighting elements
Interleaving charge pumps for programmable memories
Optical fixing device and image forming apparatus
Method and apparatus for diagnosing faults in a hybrid internet protocol network
  Randomly Featured Patents
Body fluid absorbent sanitary article
Apparatus for reducing volume and surface defects in silica optical-fibres
Low loss optical data terminal device for multimode fiber guide optical communication systems
Semiconductor wafer carrier and method
Apparatus and method for producing symmetric capture range in two-quadrant phase detector PLLs using nonsymmetric pulse waves
Monitoring traffic in packet networks using the sliding window procedure with subwindows
Low power radar level instrument with enhanced diagnostics
Cephem compounds, and antibacterial agents
Package for a sweetmeat product
Heat curable foundry binder systems