Resources Contact Us Home
Fabrication methods of integrated semiconductor structure

Image Number 11 for United States Patent #8518780.

A method for manufacturing the integrated circuit device comprises providing a substrate having a first region, a second region, and a third region. A first dielectric layer is formed in the first region of the substrate. A second dielectric layer is formed in the second region and the third region. A sacrificial layer is formed over the first dielectric layer and the second dielectric layer. The sacrificial layer, the first dielectric layer, and the second dielectric layer are patterned to form a first gate stack, a second gate stack, and a third gate stack. An interlayer dielectric (ILD) layer is formed in between the first gate stack, the second gate stack, and the third gate stack. The second gate stack is removed to form an opening adjacent to the ILD layer and a third dielectric layer is formed in the opening.

  Recently Added Patents
Stage drive method and stage unit, exposure apparatus, and device manufacturing method
Wireless updating of hearing devices
Wind driven generator for vehicles
Synthesis of 8-amino boron dipyrromethenes having blue fluorescence
Targeting agents for enhancing radiation therapy
Systems and methods for image stream processing
Performance venue with dynamic mechanical load management system and method
  Randomly Featured Patents
Riding lawn mower
Receiver having a signal reconstructing section for noise reduction, system and method thereof
Spindle adjustment mechanism
Fuel injection pump having a two piston spill valve arrangement
Homokinetic joint of the tripod type
Magnetic toner composition and a method of making the same
Steering system and a method for controlling a vehicle
Cyanocobalamin low viscosity aqueous formulations for intranasal delivery
Rod pump beam position determination from motor power
Toothpaste tube holder