Resources Contact Us Home
Fabrication methods of integrated semiconductor structure

Image Number 10 for United States Patent #8518780.

A method for manufacturing the integrated circuit device comprises providing a substrate having a first region, a second region, and a third region. A first dielectric layer is formed in the first region of the substrate. A second dielectric layer is formed in the second region and the third region. A sacrificial layer is formed over the first dielectric layer and the second dielectric layer. The sacrificial layer, the first dielectric layer, and the second dielectric layer are patterned to form a first gate stack, a second gate stack, and a third gate stack. An interlayer dielectric (ILD) layer is formed in between the first gate stack, the second gate stack, and the third gate stack. The second gate stack is removed to form an opening adjacent to the ILD layer and a third dielectric layer is formed in the opening.

  Recently Added Patents
Method for counting and segmenting viral particles in an image
Method for producing carrier on which microorganisms capable of conducting multiple parallel mineralization are immobilized, column reactor and solid medium for cultivating plants
Clock phase recovery apparatus
Cis-alkoxy-substituted spirocyclic 1-H-pyrrolidine-2,4-dione derivatives
Neurophysiological central auditory processing evaluation system and method
Subcarrier cluster-based power control in wireless communications
  Randomly Featured Patents
Slide apparatus and method
Organosilicon compounds
Air-gas controller unit
11-(2-Hydroxyethylthio) prostenoic acid E and F series derivatives
Server availability reporting using asynchronous e-mail message
Tote bag
Hydraulic separating apparatus and method
Resonant inverter
Universal modular power supply carrier