Resources Contact Us Home
Semiconductor memory device having memory block configuration

Image Number 4 for United States Patent #8446765.

A semiconductor device includes a semiconductor substrate having first and second edge lines, address pads along the first edge line, and memory mats, each including normal memory blocks and a spare memory block. Each normal memory block has nonvolatile memory cells and is a unit of batch erase. The memory mats are arranged in a U-shaped area having a hollow portion facing the second edge line. The device includes column decoders arranged correspondingly to the memory mats, an analog/logic circuit arranged in the hollow portion, and a power supply pad arranged between the analog/logic circuit and the second edge line. The analog/logic circuit includes a charge pump circuit. The device further includes a first power supply interconnection supplying power supply voltage to the charge pump circuit from the power supply pad, and a second power supply interconnection supplying power supply voltage to the column decoder from the power supply pad.

  Recently Added Patents
Method to calibrate RF paths of an FHOP adaptive base station
Methods, systems, and products for searching interactive menu prompting systems
Selecting one of a plurality of print modes based on pixel coverage of a document
Television receiver
System and method for managing investment funds
Method and system for presenting live video from video capture devices on a computer monitor
  Randomly Featured Patents
Substrate mounting device
7-Ethynyl-2,4,9-trithiaadamantane and related methods
Acoustic therapy apparatus for treatment with focused waves
Smoothwall container
Arrangement for the axial bearing of a drilling machine
Power supply apparatus and heating apparatus and image forming apparatus
Interconnection means for optical waveguides
Scatter-resistant litter box
Encoding method and encoder for generating balanced code or constant weighted code
Optical system for surface verification