Resources Contact Us Home
Semiconductor memory device having memory block configuration

Image Number 3 for United States Patent #8446765.

A semiconductor device includes a semiconductor substrate having first and second edge lines, address pads along the first edge line, and memory mats, each including normal memory blocks and a spare memory block. Each normal memory block has nonvolatile memory cells and is a unit of batch erase. The memory mats are arranged in a U-shaped area having a hollow portion facing the second edge line. The device includes column decoders arranged correspondingly to the memory mats, an analog/logic circuit arranged in the hollow portion, and a power supply pad arranged between the analog/logic circuit and the second edge line. The analog/logic circuit includes a charge pump circuit. The device further includes a first power supply interconnection supplying power supply voltage to the charge pump circuit from the power supply pad, and a second power supply interconnection supplying power supply voltage to the column decoder from the power supply pad.

  Recently Added Patents
Sensor controller, navigation device, and sensor control method
Detecting the type of NAT firewall using messages
Method and system for efficient DRX operation during handover in LTE
System and method for providing an extended platform for an operating system
Semiconductor memory apparatus
Controller for soldering iron
Film-forming resins as a carrier for topical application of pharmacologically active agents
  Randomly Featured Patents
Piezoelectric ceramic composition and piezoelectric actuator
Systems and methods for implementing aggregation containers
System and method for generating taxonomies with applications to content-based recommendations
Pipeline crawler
Large umbrella
Media input system
Doll pole
System for automatic loading of vehicles for transport
Operating system-wide sandboxing via switchable user skins
Universal swing hinge assembly for gravity-closing gates