Resources Contact Us Home
Semiconductor memory device having memory block configuration

Image Number 15 for United States Patent #8446765.

A semiconductor device includes a semiconductor substrate having first and second edge lines, address pads along the first edge line, and memory mats, each including normal memory blocks and a spare memory block. Each normal memory block has nonvolatile memory cells and is a unit of batch erase. The memory mats are arranged in a U-shaped area having a hollow portion facing the second edge line. The device includes column decoders arranged correspondingly to the memory mats, an analog/logic circuit arranged in the hollow portion, and a power supply pad arranged between the analog/logic circuit and the second edge line. The analog/logic circuit includes a charge pump circuit. The device further includes a first power supply interconnection supplying power supply voltage to the charge pump circuit from the power supply pad, and a second power supply interconnection supplying power supply voltage to the column decoder from the power supply pad.

  Recently Added Patents
Image forming apparatus acquiring image processing time detected when the acquired time is longer that the previously set time and to correct output image density using generated patch pattern
Electrical converter with variable capacitor
Managing deduplication density
Dielectric insulation medium
Liquid crystal display device
Self-service channel marketplace
Ink composition, ink for inkjet recording and ink set using the ink
  Randomly Featured Patents
Interfacting lift hitch
Instrument for inserting a prosthesis tube connection
Image forming method and apparatus utilizing a voltage to change the adhesiveness of the ink to perform an ink cleaning step
Film strip leader alignment aid
Methods and apparatus for atomization of a liquid
Sliding assisting apparatus
MYH gene variants and use thereof
Pocket tool
Method and apparatus providing programmable decode modes for secondary PCI bus interfaces