Resources Contact Us Home
Semiconductor memory device having memory block configuration

Image Number 15 for United States Patent #8446765.

A semiconductor device includes a semiconductor substrate having first and second edge lines, address pads along the first edge line, and memory mats, each including normal memory blocks and a spare memory block. Each normal memory block has nonvolatile memory cells and is a unit of batch erase. The memory mats are arranged in a U-shaped area having a hollow portion facing the second edge line. The device includes column decoders arranged correspondingly to the memory mats, an analog/logic circuit arranged in the hollow portion, and a power supply pad arranged between the analog/logic circuit and the second edge line. The analog/logic circuit includes a charge pump circuit. The device further includes a first power supply interconnection supplying power supply voltage to the charge pump circuit from the power supply pad, and a second power supply interconnection supplying power supply voltage to the column decoder from the power supply pad.

  Recently Added Patents
Subscribing to content
Novelty headband
Imaging device and imaging method
Measurement and uses of oxidative status
End-of-session authentication
Fixing device, fixing device control method, and image forming apparatus
  Randomly Featured Patents
Treated tissue for implantation and methods of treatment and use
Cartridge style fluid dynamic bearing with conical or spherical bearing elements
Method for container conveyance in germ-free filling/packaging system
Retention clip for electrical contacts
Semiconductor memory device and method of fabricating the same
Cotton variety 04P011
Autothermal reformer-reforming exchanger arrangement for hydrogen production
Salience estimation for object-based visual attention model
Decision directed carrier recovery circuit using phase error detector
Electronic program guide with advance notification