Resources Contact Us Home
Semiconductor memory device having memory block configuration

Image Number 14 for United States Patent #8446765.

A semiconductor device includes a semiconductor substrate having first and second edge lines, address pads along the first edge line, and memory mats, each including normal memory blocks and a spare memory block. Each normal memory block has nonvolatile memory cells and is a unit of batch erase. The memory mats are arranged in a U-shaped area having a hollow portion facing the second edge line. The device includes column decoders arranged correspondingly to the memory mats, an analog/logic circuit arranged in the hollow portion, and a power supply pad arranged between the analog/logic circuit and the second edge line. The analog/logic circuit includes a charge pump circuit. The device further includes a first power supply interconnection supplying power supply voltage to the charge pump circuit from the power supply pad, and a second power supply interconnection supplying power supply voltage to the column decoder from the power supply pad.

  Recently Added Patents
Packet transmission method, apparatus, and network system
Atomic oscillator and manufacturing method
Electrical connector
Therapeutic rinse in a self-heating package
Semiconductor device, semiconductor device design method, semiconductor design apparatus, and program
Sterilizable film for aseptic packaging
Hard disk drives having different rotational speeds
  Randomly Featured Patents
Power transmission apparatus
Dividedly paying game machine
Indicia reader with programmable indicators of software upgrades
High-resolution single photon planar and spect imaging of brain and neck employing a system of two co-registered opposed gamma imaging heads
Method of making a food product having a veined appearance and products therefrom
Water flow control device incorporating water limiting valve
Driveshaft assembly with vented noise reduction structure
Steering apparatus for vehicle
Apparatus, systems and methods for providing enhancements to ATSC networks using synchronous vestigial sideband (VSB) frame slicing
Drainage device