Resources Contact Us Home
Semiconductor memory device having memory block configuration

Image Number 12 for United States Patent #8446765.

A semiconductor device includes a semiconductor substrate having first and second edge lines, address pads along the first edge line, and memory mats, each including normal memory blocks and a spare memory block. Each normal memory block has nonvolatile memory cells and is a unit of batch erase. The memory mats are arranged in a U-shaped area having a hollow portion facing the second edge line. The device includes column decoders arranged correspondingly to the memory mats, an analog/logic circuit arranged in the hollow portion, and a power supply pad arranged between the analog/logic circuit and the second edge line. The analog/logic circuit includes a charge pump circuit. The device further includes a first power supply interconnection supplying power supply voltage to the charge pump circuit from the power supply pad, and a second power supply interconnection supplying power supply voltage to the column decoder from the power supply pad.

  Recently Added Patents
Wireless communication method, wireless communication system, and mode switching method
Keypoint descriptor generation by complex wavelet analysis
System and method for creating a build set and bill of materials from a master source model
System and method for redundant array copy removal in a pointer-free language
Carbon dioxide capture system and methods of capturing carbon dioxide
Brushless motor drive apparatus and drive method
Liquid crystal display having wide viewing angle
  Randomly Featured Patents
Diffractive optical device, and aligner comprising that device
System and method for managing credit risk for investment portfolios
Apparatus and device used in marking a batter's box
Tool holder with ejection slot
Necktie with holding means
Retransmission-request transmitting method and receiving side apparatus
Steering column bearing
Temperature controllable gas distributor
Data processing system having apparatus for increasing the execution speed of bit field instructions
Multi-piece solid golf ball