Resources Contact Us Home
Semiconductor memory device having memory block configuration

Image Number 10 for United States Patent #8446765.

A semiconductor device includes a semiconductor substrate having first and second edge lines, address pads along the first edge line, and memory mats, each including normal memory blocks and a spare memory block. Each normal memory block has nonvolatile memory cells and is a unit of batch erase. The memory mats are arranged in a U-shaped area having a hollow portion facing the second edge line. The device includes column decoders arranged correspondingly to the memory mats, an analog/logic circuit arranged in the hollow portion, and a power supply pad arranged between the analog/logic circuit and the second edge line. The analog/logic circuit includes a charge pump circuit. The device further includes a first power supply interconnection supplying power supply voltage to the charge pump circuit from the power supply pad, and a second power supply interconnection supplying power supply voltage to the column decoder from the power supply pad.

  Recently Added Patents
Purine compounds used as CB2 agonists
Data management tool
Food safety printer
Macrocyclic cysteine protease inhibitors and compositions thereof
Audio/video program-related hyperlink printer
High dynamic range pixel structure
  Randomly Featured Patents
Apparatus for treating skins or hides in wet processes
Patient-controlled medication delivery system
Abrasion-resistant coating
Steam sterilization indicator
System and method for associating machine readable information and dimensioning data for conveyor borne packages
Dragline bucket, rigging and system
Tube expander tool
Electronic apparatus, image forming apparatus, and connection confirmation method for connectors
Process for the recovery of aluminum trichloride
Mask control system