Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device having memory block configuration










Image Number 10 for United States Patent #8446765.

A semiconductor device includes a semiconductor substrate having first and second edge lines, address pads along the first edge line, and memory mats, each including normal memory blocks and a spare memory block. Each normal memory block has nonvolatile memory cells and is a unit of batch erase. The memory mats are arranged in a U-shaped area having a hollow portion facing the second edge line. The device includes column decoders arranged correspondingly to the memory mats, an analog/logic circuit arranged in the hollow portion, and a power supply pad arranged between the analog/logic circuit and the second edge line. The analog/logic circuit includes a charge pump circuit. The device further includes a first power supply interconnection supplying power supply voltage to the charge pump circuit from the power supply pad, and a second power supply interconnection supplying power supply voltage to the column decoder from the power supply pad.








 
 
  Recently Added Patents
Method for carrying out a chemical reaction
Apparatus for controllable delay cell and associated methods
Inhibitor of casein kinase 1delta and casein kinase 1E
System and method for customized prompting
Grip for a racket
Semiconductor device manufacture in which minimum wiring pitch of connecting portion wiring layer is less than minimum wiring pitch of any other wiring layer
Image sensor with improved color crosstalk
  Randomly Featured Patents
Brake control mechanism for magnetic recording and reproducing apparatus
Post having plastic base
Toner binder for electrophotography
Wrist blood pressure gauge
Protecting decrypted compressed content and decrypted decompressed content at a digital rights management client
Well logging radioactive detector assembly
Variable frequency oscillator
Computer input device
Method for production of a coated substrate with controlled surface characteristics
Surgical implantation of cartilage repair unit