Resources Contact Us Home
Semiconductor memory device having memory block configuration

Image Number 10 for United States Patent #8446765.

A semiconductor device includes a semiconductor substrate having first and second edge lines, address pads along the first edge line, and memory mats, each including normal memory blocks and a spare memory block. Each normal memory block has nonvolatile memory cells and is a unit of batch erase. The memory mats are arranged in a U-shaped area having a hollow portion facing the second edge line. The device includes column decoders arranged correspondingly to the memory mats, an analog/logic circuit arranged in the hollow portion, and a power supply pad arranged between the analog/logic circuit and the second edge line. The analog/logic circuit includes a charge pump circuit. The device further includes a first power supply interconnection supplying power supply voltage to the charge pump circuit from the power supply pad, and a second power supply interconnection supplying power supply voltage to the column decoder from the power supply pad.

  Recently Added Patents
Vibration disturbance estimation and control
Presenting a link to a user
Thin film switch and press key/keyboard using the same
Apparatus and method for manufacturing microneedles
Device for identifying types of document files
Soybean cultivar CL0911610
Controller with screen
  Randomly Featured Patents
Herbicidal composition and method for killing weeds using the same
Forming luminescent silicon material and electro-luminescent device containing that material
Separation device with integral guard column
Air spring bumper utilizing a combination of materials
Idler roller
Liquid container and manufacturing method therefor
Cloning of DNA encoding human motilin precursor and expression of the precursor
Re-usable two-piece blind fastener
Hierarchical state programming with a markup language
Hydraulic brake pressure control device for vehicles