Resources Contact Us Home
Integrated circuit having back gating, improved isolation and reduced well resistance and method to fabricate same

Image Number 4 for United States Patent #8445356.

Disclosed is a method of forming a structure and a resulting structure. The method includes providing a semiconductor substrate; forming a first opening to a first depth in the semiconductor substrate; amorphizing semiconductor sidewalls of an upper portion of the first opening leaving unamorphized semiconductor sidewalls in a lower portion of the first opening; enlarging only the lower portion of the first opening using an etch process that is selective to the unamorphized semiconductor sidewalls; filling the first opening with an insulator material to form a deep trench isolation (DTI) structure and implanting a first well region and a second well region into the semiconductor substrate. The first well and the second well are separated from one another by the enlarged lower portion of the first opening. In the structure sidewalls of a top portion of a DTI and sidewalls of an STI are formed of doped, re-crystallized silicon.

  Recently Added Patents
Solar cell with hyperpolarizable absorber
Gateway channel utilization
Electronic device package and fabrication method thereof
Systems and methods for detecting and rejecting defective absorbent articles from a converting line
Battery loading and unloading mechanism
Pull through coronary sinus pacing lead
Use of cocoa extract
  Randomly Featured Patents
Cracking catalyst
Nitride semiconductor device
Slide mounter with movable knife assembly
Garden crook
Method and apparatus for stabilizing pallet-type conveyor systems
Combined punch press and cutting torch with workpiece supporting means
Method for managing a telecommunication network and associated devices
Metering valve arrangement
Machine tool