Resources Contact Us Home
Void boundary structures, semiconductor devices having the void boundary structures and methods of forming the same

Image Number 9 for United States Patent #8420524.

Void boundary structures, semiconductor devices having the void boundary structures, and methods of forming the same are provided. The structures, semiconductor devices and methods present a way for reducing parasitic capacitance between interconnections by forming a void between the interconnections. The interconnections may be formed on a semiconductor substrate. An upper width of each of the interconnections may be wider than a lower width thereof. A molding layer encompassing the interconnections may be formed. A void boundary layer covering the molding layer may be formed to define the void between the interconnections.

  Recently Added Patents
Method and system for efficient DRX operation during handover in LTE
Behavioral fingerprint based authentication
Ignition device in particular for an internal combustion engine, and method for manufacturing same
Method for improving the performance of browser-based, formula-driven parametric objects
Rechargeable battery
Light emitted diode
  Randomly Featured Patents
Drive for a machine gun
Specimen sample collection device and test system
Writing instrument dental device attachment
Artificial flower
Method and apparatus for discrimination between scattered excitation radiation and low level fast decaying fluorescent radiation
Apparatus and method of playing a math capturing and recapturing game
Dual polarity commutated roll elctrostatic cleaner with acoustic transfer assist
Continuous ink-jet printer and method of operation
Heat-curable surface-coating agents, and their use
PCR-based assay for Mycoplasma hyopneumoniae