Resources Contact Us Home
Void boundary structures, semiconductor devices having the void boundary structures and methods of forming the same

Image Number 4 for United States Patent #8420524.

Void boundary structures, semiconductor devices having the void boundary structures, and methods of forming the same are provided. The structures, semiconductor devices and methods present a way for reducing parasitic capacitance between interconnections by forming a void between the interconnections. The interconnections may be formed on a semiconductor substrate. An upper width of each of the interconnections may be wider than a lower width thereof. A molding layer encompassing the interconnections may be formed. A void boundary layer covering the molding layer may be formed to define the void between the interconnections.

  Recently Added Patents
Mobile terminal and controlling method thereof
Methods and devices for coding and decoding images, computer program implementing them and information carrier enabling their implementation
Printed circuit board including electromagnetic bandgap structure
Concentrating photovoltaic system module with actuator control
Process and apparatus for producing composite material that includes carbon nanotubes
Signal processing device, signal processing method and program
  Randomly Featured Patents
Twin-belt continuous caster with containment and cooling of the exiting cast product for enabling high-speed casting of molten-center product
Wavy flow cooling concept for turbine airfoils
Method and apparatus for self-regeneration synchronous regulator
Method of interpolating traffic information data, apparatus for interpolating, and traffic information data structure
Method of manufacturing an aluminum heat exchanger
Fire-retardant mass and method of making same
Method for optimizing strategy for electric machines
Rolling ball hand-shaking exerciser
Interface device and method for interfacing instruments to vascular access simulation systems
Gas appliance vent adapter