Resources Contact Us Home
Void boundary structures, semiconductor devices having the void boundary structures and methods of forming the same

Image Number 4 for United States Patent #8420524.

Void boundary structures, semiconductor devices having the void boundary structures, and methods of forming the same are provided. The structures, semiconductor devices and methods present a way for reducing parasitic capacitance between interconnections by forming a void between the interconnections. The interconnections may be formed on a semiconductor substrate. An upper width of each of the interconnections may be wider than a lower width thereof. A molding layer encompassing the interconnections may be formed. A void boundary layer covering the molding layer may be formed to define the void between the interconnections.

  Recently Added Patents
Intermediate film for laminated glasses, and laminated glass
Image processing apparatus, image printing apparatus and printing data generation method
Interaction analysis and prioritization of mobile content
State control of remote hosts for management of distributed applications
Biomarker for Barrett's Oesophagus
System and method for reducing the risks involved in trading multiple spread trading strategies
  Randomly Featured Patents
Quick release latch
High solids preparation of crosslinked polymer particles
Interactive video system providing repeated switching of multiple tracks of actions sequences
File system for a data storage device having a power fail recovery mechanism for write/replace operations
Beverage package
Systems and methods for ion mobility control
Measuring and dispensing apparatus
Locally perturbed optical fibers for mode transformers
Process for the manufacture of L-.alpha.-glycerophosphate oxidase
Crest factor measurement device