Resources Contact Us Home
Void boundary structures, semiconductor devices having the void boundary structures and methods of forming the same

Image Number 3 for United States Patent #8420524.

Void boundary structures, semiconductor devices having the void boundary structures, and methods of forming the same are provided. The structures, semiconductor devices and methods present a way for reducing parasitic capacitance between interconnections by forming a void between the interconnections. The interconnections may be formed on a semiconductor substrate. An upper width of each of the interconnections may be wider than a lower width thereof. A molding layer encompassing the interconnections may be formed. A void boundary layer covering the molding layer may be formed to define the void between the interconnections.

  Recently Added Patents
Biometric data display system and method
Methods and apparatus for performing multiple photoresist layer development and etching processes
Detection of procedural deficiency across multiple business applications
Summarization of short comments
Assisted hybrid mobile browser
Adaptive known signal canceller
Magnetic element with top shield coupled side shield lamination
  Randomly Featured Patents
Apparatus and process for storing hydrate-forming gaseous hydrocarbons
Monolithic high activity catalyst bed for a catalytic gas generator
Disposable die-cut cosmetic sample applicators
Expandable threaded arcuate interbody spinal fusion implant with lordotic configuration during insertion
Undercut saw height adjustment, handle, blade guard improvements
On-demand database server startup and shutdown
Aromatic amine derivative and electroluminescence device using the same
Can selector bar assembly
Displacement pump as well as a pump assembly comprising two displacement pumps
Holster clip