Resources Contact Us Home
Void boundary structures, semiconductor devices having the void boundary structures and methods of forming the same

Image Number 3 for United States Patent #8420524.

Void boundary structures, semiconductor devices having the void boundary structures, and methods of forming the same are provided. The structures, semiconductor devices and methods present a way for reducing parasitic capacitance between interconnections by forming a void between the interconnections. The interconnections may be formed on a semiconductor substrate. An upper width of each of the interconnections may be wider than a lower width thereof. A molding layer encompassing the interconnections may be formed. A void boundary layer covering the molding layer may be formed to define the void between the interconnections.

  Recently Added Patents
Techniques for data assignment from an external distributed file system to a database management system
Acceleration based mode switch
Semiconductor integrated circuit
Semiconductor device
Mounting apparatus for PCI card
Insulated container sleeve
Efficiently emulating computer architecture condition code settings without executing branch instructions
  Randomly Featured Patents
Top jaw assembly with replaceable work holding pads
System and apparatus for pixel matrix see-through display panels
Blackberry plant named `HJ-7`
Motorcycle signaller
Automobile wheel
Jewelry case
Car body
Illuminat system
Integrated high quality diode
Seamless filled capsules