Resources Contact Us Home
Lead frame for semiconductor package

Image Number 2 for United States Patent #8415779.

A lead frame for providing electrical interconnection to an Integrated Circuit (IC) die. The lead frame includes a die support area for receiving and supporting the IC die and a plurality of leads surrounding the die support area. A plurality of interconnect receiving portions is formed in the die support area. The interconnect receiving portions are for providing electrical interconnection to first bumps on a bottom surface of the IC die. The leads are for providing electrical interconnection to second bumps on a surface of the IC die, the second bumps surrounding the first bumps.

  Recently Added Patents
Collating device, collating method, and program
Semiconductor device
Method for driving electrophoretic display device, electrophoretic display device, and electronic device
Method of using nutritional compounds dihydroquercetin (taxifolin) and arabinogalactan in combination with dihydroquercetin (taxifolin) to reduce and control cardiometabolic risk factors assoc
Systems and methods for dissipating an electric charge while insulating a structure
Signal judgment method, signal judgment apparatus, program, and signal judgment system
Methods and apparatus for imaging in conjunction with radiotherapy
  Randomly Featured Patents
Use of adipose tissue-derived stromal cells in spinal fusion
Apparatus for removing volatilized materials from an enclosed space in a glass making process
Electronic device
Protection device against flashover in a transmitter circuit
Fan assembly and impeller thereof
Outpatient monitoring systems
Programmable servo timing generator
ALD deposition of ruthenium
Ink jet recording method and ink jet recording apparatus
Systems and methods for updating IP communication service attributes using an LDAP